Knocking Down the Bone Pile: Addressing End-of-life Component Solderability Issues, Part 4
Nolan’s Notes: Finding Your Sweet Spot
Standard of Excellence: Delivering Excellence—A Daily Goal
Forming Standards for Ultra HDI
October 25, 2022 | Andy Shaughnessy, Design007 MagazineEstimated reading time: 3 minutes
To get the latest news about ultra high-density interconnections (UHDI), we checked in with Jan Pedersen, NCAB Group’s director of technology. Jan is co-chair of IPC D-33AP, and a great source of overall DFM expertise as well. We asked him to give us a snapshot of UHDI in the industry, where we’re headed, and what this means to PCB designers.
Q: How do you define ultra HDI? What is the cutoff in mils or microns?
A: UHDI is defined in the IPC UHDI task group as a PCB design with lines and spaces below 50 microns, dielectric thickness below 50 microns, and microvias below 75 microns. These are attributes beyond the existing IPC-2226 Producibility level C.
Q: Tell us about your work on IPC’s UHDI committee. What are you working on right now? Are the standards keeping up with UHDI technology?
A: The UHDI task group has now developed a basic description and parameters. We are ready to hand over our work to the next group at IPC to start building the standards structure, starting with design, followed by performance and acceptance standards.
The standards will keep up with UHDI technology, but this will need our full attention for the standard to reflect current production capabilities globally.
Q: Much of the ultra HDI we see involves semi-additive technology. Can you clear up the differences between mSAP and A-SAP, and what it means to designers and design engineers?
A: SAP stands for semi-additive processes, and there are a few versions out there such as mSAP and A-SAP. We call them semi-additive because they all start with a thin layer of copper before creating the circuitry. This can be either from a copper-clad material, similar to what we use in traditional PCB manufacturing but with thinner copper, or a non-clad material where the PCB factory plates the seed layer. The difference between mSAP and A-SAP is the thickness of the seed layer where mSAP starts with a copper layer, typically 3–4 microns, while A-SAP starts from an unclad material activating the surface, adding a very thin chemical copper layer of less than 1 micron. Then both processes use photolithographic methods to plate up copper traces to around 20-micron thickness before flash etching the seed layer. Basically, the thickness of the seed layer, as we see with A-SAP, is the main factor for the process to create thinner traces.
Q: How is designing in the ultra HDI arena different from designing a typical PCB? What are some of the hurdles?
A: Designing ultra HDI is a challenge today because of a lack of standards, both for PCB production and material availability. The big hurdle today is fabrication availability. There are processes and some materials available, but very few PCB factories can offer anything below 40-micron trace and space. Some factories claim to offer UHDI, but that is very often only down to 35- to 40-micron traces, while the components you want to use requires traces and spaces below 30 microns.
Q: Are there any resources—books, websites, instructors, etc.—for UHDI design techniques?
A: For designers who want to learn more about UHDI, there are a limited number of resources. I would start with Tara Dunn’s Altium blogs and her I-Connect007 columns, which often cover semi-additive and UHDI. Anyone considering moving into ultra HDI should follow the NCAB blogs, available on our website and on LinkedIn. Read everything that you can.
Q: What advice would you give designers who are considering moving into UHDI?
A: The best advice I can offer is to find a supplier and be sure that you design within their capabilities. NCAB has a plan to be providing high-mix, low-volume UHDI starting as early as 2023. Today all factories that offer less than 35-micron traces have extremely long lead times. Not to sound commercial, but NCAB Group has a clear plan to change that. We are not there yet but will be very soon.
I am leading the NCAB Technical Council, and one of the focus teams is working actively with ultra HDI. As soon as we have a factory that can offer shorter lead times on UHDI, we will develop design guidelines and webinars, and provide workable parameters for designers. We need safe parameters to secure manufacturing yields and product quality from the start. It is paramount for NCAB Group to be transparent about what we can offer and how ready we are with new technologies.
This interview originally appeared in the October 2022 issue of Design007 Magazine.
Share on:
Suggested Items
Copper Price Surge Raises Alarms for Electronics
07/15/2025 | Global Electronics Association Advocacy and Government Relations TeamThe copper market is experiencing major turbulence in the wake of U.S. President Donald Trump’s announcement of a 50% tariff on imported copper effective Aug. 1. Recent news reports, including from the New York Times, sent U.S. copper futures soaring to record highs, climbing nearly 13% in a single day as manufacturers braced for supply shocks and surging costs.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
07/11/2025 | Andy Shaughnessy, Design007 MagazineThis week, we have quite a variety of news items and articles for you. News continues to stream out of Washington, D.C., with tariffs rearing their controversial head again. Because these tariffs are targeted at overseas copper manufacturers, this news has a direct effect on our industry.I-Connect007 Editor’s Choice: Five Must-Reads for the Week
Digital Twin Concept in Copper Electroplating Process Performance
07/11/2025 | Aga Franczak, Robrecht Belis, Elsyca N.V.PCB manufacturing involves transforming a design into a physical board while meeting specific requirements. Understanding these design specifications is crucial, as they directly impact the PCB's fabrication process, performance, and yield rate. One key design specification is copper thieving—the addition of “dummy” pads across the surface that are plated along with the features designed on the outer layers. The purpose of the process is to provide a uniform distribution of copper across the outer layers to make the plating current density and plating in the holes more uniform.
Trump Copper Tariffs Spark Concern
07/10/2025 | I-Connect007 Editorial TeamPresident Donald Trump stated on July 8 that he plans to impose a 50% tariff on copper imports, sparking concern in a global industry whose output is critical to electric vehicles, military hardware, semiconductors, and a wide range of consumer goods. According to Yahoo Finance, copper futures climbed over 2% following tariff confirmation.
Happy’s Tech Talk #40: Factors in PTH Reliability—Hole Voids
07/09/2025 | Happy Holden -- Column: Happy’s Tech TalkWhen we consider via reliability, the major contributing factors are typically processing deviations. These can be subtle and not always visible. One particularly insightful column was by Mike Carano, “Causes of Plating Voids, Pre-electroless Copper,” where he outlined some of the possible causes of hole defects for both plated through-hole (PTH) and blind vias.