-
-
News
News Highlights
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueRigid-flex: Designing in 3D
In this month’s issue, our expert contributors share their best tips, tricks and techniques for designing rigid-flex circuits. If you’re a rigid board designer considering moving into the 3D world of rigid-flex, this issue is just what the doctor ordered!
Simulation, Analysis, and AI
Getting today’s designs “right the first time” is critical, especially with costly advanced PCBs. Simulation and analysis software tools can help you in the fight to eliminate respins. They’re not magical, but they can predict the future of your design.
Advanced, Complex & Emerging Designs
This month, our contributors focus on designing PCBs with advanced, complex and emerging technologies. We investigate design strategies for boards that are on the cutting edge of technology, or crazily complex, or so new that designers are still writing the rules as they go.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Shrinking Silicon, Growing Signal Integrity Challenges
March 9, 2023 | I-Connect007 Editorial TeamEstimated reading time: 2 minutes

What happens when die sizes shrink? As IPC design instructor Kris Moyer explains, quite a bit. Shrinking silicon can mean rising signal speed and rise times, and traditional PCB designers may find themselves dealing with problems formerly only seen by RF engineers.
We asked Kris to discuss the pros and cons of silicon shrinkage and some of the techniques and trade-offs that PCB designers and design engineers need to understand as they find themselves entering the RF arena.
Andy Shaughnessy: This issue focuses on the effects of shrinking silicon on a board’s signal integrity and EMI. So, what do PCB designers need to understand about die shrinkage?
Kris Moyer: Basically, the main thing that happens when you shrink the size of the die is that it shrinks the length of the channel of the transistors inside the die. What that effectively does is it increases the speed of the circuit, meaning it decreases the rise time or the fall time. Then you end up having to start treating your traces, geometries, and transmission lines almost as if they're RF designs.
We've heard for decades that RF designs are their own special little area of black magic, because we start dealing with all these waves and fields and so on. We say in digital design that it's the rise time and not the frequency. Which is the driving force, the key factor, that causes the need for all these high-speed designs? What is the frequency content?
Fourier's theorem says any wave form—square wave, triangle wave, sawtooth wave, or any wave form—can be recreated as a superposition of a sufficient amount of sine waves and cosine waves of sufficiently higher harmonics. Let’s take a fundamental frequency, 1 kilohertz. And you have A1, A3, A5 and A10 kilohertz. You have all these harmonics, we superimpose them, and you end up getting a square wave. Well, how square does that square wave need to be? This is the part that throws a lot of designers off.
When we talk about rise time, we're really talking about the time it takes that square wave, the digital signal, to change from a logic 0 to a logic 1. As the die shrinks, that time also shrinks. About 20 years ago, we were having rise times and fall times in the multiples of nanoseconds—five to 10 nanoseconds. It took that signal five to 10 nanoseconds to change from a logic 0 to a logic 1. I was just looking at one FPGA with rise times as fast as 0.25 nanosecond, and that's at 16 nanometers.
My friends who work in next-generation silicon at some of the big telecom companies are working in 5, 3, and 2 nanometer, and going sub 100 picosecond. Instead of 0.25 nanosecond, it’s 0.1 nanosecond and 0.05 nanosecond rise times. They’re such incredibly fast rise times that the number of harmonics we need to create a vertical square edge that transitions from A0 to A1 that fast means that the frequencies involved in that superposition in that Fourier series are up into the multiple gigahertz of frequency content. That means that you're in the RF frequency range.
To read this entire conversation, which appeared in the February 2023 issue of Design007 Magazine, click here.
Suggested Items
IPC Day France: Aerospace Electronics
09/18/2023 | IPCIPC Day France: Aerospace Electronics is an aerospace-focused networking event featuring key industry experts from NASA and Airbus and will take place on October 2, 2023 .
TRI to Unveil New High-Throughput AOI and AXI at productronica 2023
09/15/2023 | TRITest Research, Inc. (TRI), the leading test and inspection systems provider for the electronics manufacturing industry, will join productronica 2023, which will be held at Messe München Center from November 14 – 17, 2023.
An Overview of Rigid-flex Design
09/13/2023 | I-Connect007 Editorial TeamFor this month’s issue on rigid-flex design, we spoke with instructor Kris Moyer, who teaches the IPC class “PCB Design for Flex and Rigid-Flex Boards.” In this wide-ranging interview, Kris breaks down the hurdles facing rigid-flex designers and offers a variety of solutions for rigid board designers taking on their first rigid-flex circuits. He also provides a few horror stories to illustrate what happens if you don’t follow sound design practices, rules, and standards. And, as Kris points out, “Your fabricator is your friend.”
Winners of IPC Hand Soldering and Rework Competition at NEPCON Vietnam 2023 Announced
09/13/2023 | IPCIn conjunction with NEPCON Vietnam 2023, IPC hosted its popular IPC Hand Soldering and Rework Competition in Hanoi, Vietnam on September 6-8, 2023.
Sinclair Manufacturing Orders Hentec/RPS Pulsar Solderability Testing and Photon Steam Aging Systems
09/13/2023 | Hentec Industries/RPS AutomationHentec Industries/RPS Automation, a leading manufacturer of selective soldering, lead tinning and solderability test equipment, is pleased to announce that Sinclair Manufacturing has purchased Pulsar solderability testing and Photon steam aging systems for installation in their Chartley, Massachusetts facility.