-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueTraining New Designers
Where will we find the next generation of PCB designers and design engineers? Once we locate them, how will we train and educate them? What will PCB designers of the future need to master to deal with tomorrow’s technology?
The Designer of the Future
Our expert contributors peer into their crystal balls and offer their thoughts on the designers and design engineers of tomorrow, and what their jobs will look like.
Advanced Packaging and Stackup Design
This month, our expert contributors discuss the impact of advanced packaging on stackup design—from SI and DFM challenges through the variety of material tradeoffs that designers must contend with in HDI and UHDI.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
Material Witness: Low-Flow Prepregs–Defining the Process
March 19, 2015 | Chet GuilesEstimated reading time: 5 minutes

One of my favorite authors once wrote about perception: “For now we see in a mirror, dimly…” speaking in an era when mirrors were at best polished metal surfaces. In the infancy of low-flow products, we used to speak about “no-flow” prepregs as if “no-flow” was sufficient definition of the product, but as we have recently pointed out in our discussions of rheology, “everything flows.” And as we consider these increasingly essential but sometimes hard-to-define products, much consideration will have to be given to what the products need to do, how they do it, how we test them, what the testing means, and how or if the testing relates meaningfully to how the products work in a PWB rigid-flex production environment.
Let’s try to define “low flow” in terms that will make sense to both suppliers and users of the products. A low-flow prepreg is a prepreg that flows sufficiently to wet out and adhere to bonding surfaces and to fill inner layer copper details, but does not flow so much as to fill in cut-out areas in a heat sink or run unevenly out of the interface between rigid and flexible elements of a rigid-flex PWB. That being said, how to define that flow quantitatively and to control it in such a way that the resulting product has wide applicability in a variety of PWB heat-sink and rigid-flex designs has been an issue with both producers and users of the products since the introduction of the concept. (My personal involvement in low flow materials began in the Early Mesozoic Period.)
How low is low flow compared to “normal” prepregs? Figure 1, the chart labeled as 35N Rheology, and Figure 2, 47N Rheology, are respectively a standard polyimide prepreg—35N—with a minimum viscosity about 800 poise at heat-up rate 5oC/minute, and a standard epoxy low-flow product—47N—with a minimum viscosity about 8000 poise at heat-up rate of 5oC/minute. As you can see, the viscosity of the low-flow product is about an order of magnitude higher than that of the full-flow prepreg.
Note also that as the heat-up rate is adjusted, the minimum viscosity of the low-flow product behaves similar to that of a standard-flow resin. As the heat-up rate increases, the minimum melt viscosity is lower, and hence, the product will flow more, all other conditions being equal. If only it were practical to use a three-temperature ramp rate test to characterize low-flow products during manufacture!
Instead, we have an IPC test procedure (IPC TM-650 2.3.17.2) that defines low flow in terms of average reduction of the diameter of a cut-out circle when the material is tested under “standard” conditions of temperature and pressure. Page 1 of 2
Suggested Items
EIPC 2025 Winter Conference, Day 2: A Roadmap to Material Selection
02/20/2025 | Pete Starkey, I-Connect007The EIPC 2025 Winter Conference, Feb. 4-5, in Luxembourg City, featured keynotes and two days of conference proceedings. The keynote session and first-day conference proceedings are reported separately. Here is my review of the second day’s conference proceedings. Delegates dutifully assembled bright and early, well-rested and eager to participate in the second day’s proceedings of the EIPC Winter Conference in Luxembourg.
Designers Notebook: Addressing Future Challenges for Designers
02/06/2025 | Vern Solberg -- Column: Designer's NotebookThe printed circuit board is and will probably continue to be the base platform for most electronics. With the proliferation of new generations of high I/O, fine-pitch surface mount semiconductor package variations, circuit interconnect is an insignificant factor. Circuit board designers continually face challenges such as component quantity and complexity, limited surface area, and meeting the circuit board’s cost target. The printed circuit design engineer’s prominent position demands the development of efficiently manufacturable products that perform without compromise.
DesignCon 2025, Day 2: It’s All About AI
01/30/2025 | Marcy LaRont, I-Connect007It’s hard to get away from the topic of artificial intelligence, but why would you? It’s everywhere and in everything, and my time attending presentations about AI at DesignCon 2025 was well worth it. The conference’s agenda featured engaging presentations and discussions focused on the technological advancements in AI, big data centers, and memory innovations, emphasizing the critical relationship between processors and circuit boards.
Beyond Design: Electro-optical Circuit Boards
01/22/2025 | Barry Olney -- Column: Beyond DesignPredicting the role of PCB designers in 10 years is a challenge. If only I had a crystal ball. However, we know that as technology progresses, the limitations of copper PCBs are increasingly apparent, particularly regarding speed, bandwidth, and signal integrity. Innovations such as optical interconnects and photonic integrated circuits are setting the stage for the next generation of PCBs, delivering higher performance and efficiency. The future of PCB design will probably incorporate these new technologies to address the challenges of traditional copper-based designs.
Designers Notebook: Impact of Advanced Semiconductor Packaging on PCB Stackup
01/07/2025 | Vern Solberg -- Column: Designer's NotebookTo accommodate new generations of high I/O semiconductor packaging, printed circuit board fabrication technology has had to undergo significant changes in both the process methods and the criteria for base material selection and construction sequence (stackup). Many of the new high-function multi-core semiconductor package families require more terminals than their predecessors, requiring a significantly narrower terminal pitch. Interconnecting these very fine-pitch, high I/O semiconductors to the PCB is made possible by an intermediate element referred to as an interposer.