-
-
News
News Highlights
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueSilicon to Systems: From Soup to Nuts
This month, we asked our expert contributors to weigh in on silicon to systems—what it means to PCB designers and design engineers, EDA companies, and the rest of the PCB supply chain... from soup to nuts.
Cost Drivers
In this month’s issue of Design007 Magazine, our expert contributors explain the impact of cost drivers on PCB designs and the need to consider a design budget. They discuss the myriad design cycle cost adders—hidden and not so hidden—and ways to add value.
Mechatronics
Our expert contributors discuss the advent of mechatronics in PCB design, the challenges and opportunities this creates for circuit board designers, and the benefits—to the employee and the company—of becoming a mechatronics engineer.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Beyond Design: DDR3/4 Fly-by vs. T-topology Routing
June 1, 2016 | Barry Olney, In-Circuit Design Pty LtdEstimated reading time: 1 minute
JEDEC introduced fly-by topology in the DDR3 specification for the differential clock, address, command and control signals. The advantage of fly-by topology is that it supports higher-frequency operation, reduces the quantity and length of stubs and consequently improves signal integrity and timing on heavily loaded signals. Fly-by topology also reduces simultaneous switching noise (SSN) by deliberately causing flight-time skew, between the address group and the point-to-point topology signals, of the data groups. To account for this skew, the DDR3/4 controller supports write leveling. The controller must add the write leveling delays to each byte lane to maintain the strobe to clock requirement at the SDRAMs.
T-topology can be challenging to route, particularly double T-topology with four back-to-back SDRAMs, but it can be advantageous when using multi-die packages. The fly-by topology used in Figure 3 is much easier to route but does not work well with high-capacitance loads, such as LPDDR3 DDP (double die package) and QDP (quad die package) devices. IC fabricators basically arrange dies in parallel to increase package density which can also increase input capacitance by up to four times. Excessive ring-back is often present in the first few nodes of the daisy chain.
This is the reason why the T-topology was developed. However, if you are supporting only SDP (single die package) devices, then the fly-by is the most straightforward approach. It doesn't matter which topology you use, though—both fly-by and double T-topologies should work fine. If you are using a DDP device, then double-T topology works better than fly-by in terms of delivering a better system margin.
During a write cycle, using the fly-by topology, data strobe groups are launched at separate intervals to coincide with the clock arriving at memory components on the SODIMM or PCB, and must meet the timing parameter between the memory clock and DQS defined as tDQSS of ± 0.25 tCK. The PCB design process can be simplified using the leveling feature of the DDR3/4. The fly-by, daisy chain topology increases the complexity of the controller design to achieve leveling but fortunately, greatly improves performance and eases board layout for DDR3/4 designs.
To read this entire article, which appeared in the April 2016 issue of The PCB Design Magazine, click here.
Suggested Items
Routing, Final Fab, and QC: Don’t Miss the Final Episode of On the Line With… Designing for Reality
09/19/2024 | I-Connect007Don't miss the final episode of "On the Line With… Designing for Reality," in which ASC Sunstone General Manager Matt Stevenson wraps up his deep dive into the PCB manufacturing process with a discussion of Routing, Final Fabrication, and Quality Control.
EDA Market to Grow $8.7 Billion (2024-2028) with AI's Rising Impact on Trends
09/19/2024 | PRNewswireThe market is estimated to grow at a CAGR of 10.26% during the forecast period. Growing significance of eda in electronic design process is driving market growth, with a trend towards machine learning disrupting global eda market
PCB Designers: ‘Level Up’ IC, Packaging Knowledge
09/16/2024 | Andy Shaughnessy, Design007 MagazineSoo Lan Cheah is kind of a unicorn in the industry. She is an IPC instructor based in Malaysia, and she has years of experience designing integrated circuits and printed circuit boards. I knew I had to get her thoughts for this issue on silicon-to-systems. I asked Soo Lan to discuss her cross-discipline background and what silicon-to-systems means to her.
IPC White Paper Calls for Comprehensive Roadmap to Address Advanced Packaging to Board-Level Integration Challenges
09/16/2024 | IPCThe increasing complexity of integrated systems demands a holistic approach to design, materials, assembly, reliability, and metrology across all levels of integration, from chip to package to board. IPC’s Technology Solutions group addresses these challenges and suggests a comprehensive roadmap in their new white paper, “Advanced Packaging to Board Level Integration—Needs and Challenges.”
ASC Sunstone Circuits to Exhibit at the Anaheim Electronics & Manufacturing Show (AEMS) 2024
09/16/2024 | ASC SunstoneAmerican Standard Circuits | ASC Sunstone will be exhibiting at the Anaheim Electronics & Manufacturing Show 2024 to be held October 2-3 at the Anaheim Conventions Center in Anaheim, California.