-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueDesigning Through the Noise
Our experts discuss the constantly evolving world of RF design, including the many tradeoffs, material considerations, and design tips and techniques that designers and design engineers need to know to succeed in this high-frequency realm.
Learning to Speak ‘Fab’
Our expert contributors clear up many of the miscommunication problems between PCB designers and their fab and assembly stakeholders. As you will see, a little extra planning early in the design cycle can go a long way toward maintaining open lines of communication with the fab and assembly folks.
Training New Designers
Where will we find the next generation of PCB designers and design engineers? Once we locate them, how will we train and educate them? What will PCB designers of the future need to master to deal with tomorrow’s technology?
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
ICD Adds Matched Delay Optimization to Stackup Planner
June 20, 2016 | ICDEstimated reading time: 1 minute
In-Circuit Design Pty Ltd (ICD), Australia, developer of the ICD Stackup and PDN Planner software, has released a Matched Delay Optimization feature for the Stackup Planner.
Signals propagate at the speed-of-light in free space. However, this speed varies dramatically depending on the surrounding dielectric materials. Each layer, of a multilayer PCB, can have a very different propagation speed. This is particularly important for the latest high-speed DDR3/4 memory devices. The new “Matched Delay Optimization” feature, of the ICD Stackup Planner, allows you to not only match the length of busses, but takes this one step further by automatically calculating the appropriate length required to match the delay exactly. The integrated field solver simulates the flight time, of each signal layer, to quickly give you the results you need to effectively route memory.
“A matched length of 2.3 inches for a DDR3/4 Data lane can produce up to 70ps delta, between signal layers, leaving the timing way outside the required DDR3/4 setup and hold times,” said Barry Olney, CEO. “Designers need to pay strict attention to the signal propagation, on each layer, ensuring the total flight time of the critical signals match, regardless of length. The ICD Stackup Planner now allows you to optimize this delay."
The relative signal propagation is displayed as a bar graph, once the matched length has been set. Selecting “Matched Delay” automatically optimizes the length, of each signal layer, to match the maximum delay. The user can then route the data lane, to the exact delay, in their preferred design tool.
About In-Circuit Design Pty Ltd
In-Circuit Design Pty Ltd, based in Australia, developer of the ICD Stackup and PDN Planner software, is a PCB Design Service Bureau and specialist in board level simulation. Visit www.icd.com.au.
Suggested Items
CCL Design, Ynvisible Announce Strategic Partnership to Deliver Scalable Printed Display Solutions
04/28/2025 | CCL DesignCCL Design will integrate Ynvisible's proprietary display technology into its global manufacturing infrastructure and technology portfolio.
Siemens, TSMC Extend Collaboration to Drive Semiconductor Design Innovation
04/25/2025 | SiemensSiemens Digital Industries Software announced that the company has deepened longstanding collaboration with TSMC to drive innovation in semiconductor design and integration, enabling mutual customers to tackle the challenges of next-generation technologies.
Ansys Strengthens Collaboration with TSMC on Advanced Node Processes Certification and 3D-IC Multiphysics Design Solutions
04/24/2025 | PRNewswireThrough continued collaboration with TSMC, Ansys announced enhanced AI-assisted workflows for radio frequency (RF) design migration and photonic integrated circuits (PICs), and new certifications for its semiconductor solutions. Together,
Autodesk Donates $4.3 Million to Cornell University to Prepare students for an AI-powered future
04/24/2025 |Autodesk announced a $4.3 million gift to Cornell University’s College of Engineering and College of Architecture, Art, and Planning (AAP) to help prepare students for the future of work in an increasingly AI-driven world. The investment will fund a new Autodesk Cornell Engineering Design and Make Space in Upson Hall.
Driving Sustainability in PCB Design
04/24/2025 | Marcy LaRont, I-Connect007Filbert (Fil) Arzola is an electrical engineer at Raytheon. He’s smart, entertaining, and passionate about PCB design. As it turns out, he’s also passionate about “Mother Earth,” as he calls her. Born and raised in Southern California, he freely admits that he turns the water off when he brushes his teeth and yells at his brother for throwing batteries in the garbage. But when looking at the issue of sustainability and PCB design, he urges his audiences to ponder what sustainability looks like. Can PCB designers, he asks, make any impact on sustainability at all?