-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
The PDN Bandini Mountain and Other Things I Didn’t Know I Didn’t Know
March 30, 2016 | Bert Simonovich, Lamsim EnterprisesEstimated reading time: 3 minutes
In engineering, it's what you don't know you don't know that can ruin your day and keep you awake at nights. This is especially true after you get your prototypes in the lab, or worse, field returns from the customer. This is one reason why I have been going to DesignCon for the last few years, and this year has been no exception.
One of the sessions I attended was the Power Integrity Boot Camp, hosted by Heidi Barnes of Keysight Technologies, and Steve Sandler of Picotest. At this boot camp, I learned that I didn’t know I didn’t know how important it was to match the voltage regulator module (VRM) output impedance to the power distribution network (PDN) input impedance. Steve and Heidi recently presented a webcast which offered a condensed version of the DesignCon boot camp session. If you are involved in PDN design, this webcast will provide you with an introduction to power integrity and give some insight into the latest tips and techniques to achieve flat impedance designs.
Of course, I always try to attend some of Eric Bogatin's presentations, because I always come away with something I didn’t know I didn’t know. Eric is an adjunct professor at the University of Colorado and the dean of Teledyne LeCroy’s SI Academy. He was honored at this year’s DesignCon with a well-deserved Engineer of the Year award.
The speed training event he hosted with Larry Smith from Qualcomm was on the top of my list to attend. During the session, Eric explained that the most critical feature of PDN design was controlling the “Bandini Mountain.”
The Bandini Mountain expression has often been used to describe a tall pile of manure. Originally, it referred to a 100-foot tall mound of fertilizer built by the Bandini Fertilizer Company in California prior to the 1984 Los Angeles summer Olympics for advertisement purposes. When the company went bankrupt, this large mound of smelly fertilizer was left behind and everyone wished it would go away.
A little background: Because of this little bit of trivia, the late, great Steve Weir coined this term to describe the large resonant frequency peak formed by the parallel combination of the on-die capacitance and the package lead inductance, as seen from the die looking into the PDN. This peak is inherent in all PDN networks, and it is almost impossible to get rid of. And like the Bandini Mountain, it was something PDN designers wish could go away.
Steve was a regular icon at past DesignCons until his sudden passing in August 2015. Steve was one of the smartest guys I knew, and I always looked forward to catching up with him when I visited DesignCon. If you knew Steve, like many of us did, you know that he often had very humorous analogies to describe empirical or simulated results. This example is no exception. He will be sorely missed, and we all appreciate his contributions to the engineering community.
So, what I learned I didn’t know I didn’t know from Eric and Larry’s presentation was that every PDN design will have a Bandini Mountain, and unless you know its frequency and take steps to try to mitigate its peak, it could ruin your day! Even if the system seems to work in the lab, that doesn’t mean that it’s robust enough and won’t fail under certain field operating conditions that affect the transient currents.
Eric has made available the speed training slides and the associated video on his SI Academy website. If you look under Video Recordings, Presentations and Webinars (VRPW) and scroll down to the bottom you will find the slides titled, “VRPW-60-35 DesignCon 2016 PDN speed training.” If you watch the whole presentation you will learn all about the “PDN Bandini Mountain” and techniques to mitigate its effects. And while you are there, have a look at the many other videos and presentations available for free and by paid subscription.
Eric and Larry have also co-authored a new book scheduled for release in June 2016 titled, “Principles of Power Integrity for PDN Design.” I can’t wait to buy this book to add to my library so that I can find out more of what I don’t know I don’t know about PDN design. If it’s anything like Eric’s other books, I won’t be disappointed.
Bert Simonovich had a 32-year career at Bell Northern Research/Nortel, in Ottawa, Canada, helping to pioneer several advanced technology solutions into products. He has held a variety of engineering, research and development positions, eventually specializing in high-speed signal integrity and backplane architectures. Simonovich can be contacted through Lamsimenterprises.com.
Suggested Items
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.