-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueRules of Thumb
This month, we delve into rules of thumb—which ones work, which ones should be avoided. Rules of thumb are everywhere, but there may be hundreds of rules of thumb for PCB design. How do we separate the wheat from the chaff, so to speak?
Partial HDI
Our expert contributors provide a complete, detailed view of partial HDI this month. Most experienced PCB designers can start using this approach right away, but you need to know these tips, tricks and techniques first.
Silicon to Systems: From Soup to Nuts
This month, we asked our expert contributors to weigh in on silicon to systems—what it means to PCB designers and design engineers, EDA companies, and the rest of the PCB supply chain... from soup to nuts.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
AltiumLive Summit—Munich, Germany, Part 2
November 13, 2017 | Pete Starkey, I-Connect007Estimated reading time: 8 minutes
The closing industry keynote came from Simon Payne, CEO of XJTAG, entitled “Saving Time & Money with JTAG.” He explained that the Joint Test Action Group was originally an electronics industry association initiative for developing a method of verifying designs and testing printed circuit boards after manufacture, and had been subsequently adopted as the IEEE Standard 1149.1-1990 for boundary-scan architecture. JTAG boundary scan technology provided access to many logic signals of a complex integrated circuit, enabling an operating device to be monitored and software and hardware faults to be located. “The good news is it’s already there! You don’t have to pay for it! But are you using it?”
Payne went on to ask, “What is testability?” and commented, “The more testable your design is, the more certain you can be that your test will pick up any defects and your device will work reliably.” He explained the PCOLA-SOQ method for categorising and scoring defects. PCOLA defined the attributes of the component: Presence—is the part there? Correctness—is it the correct part? Orientation—is the part oriented properly? Live—does the part "come alive?" Alignment—is it centred properly on the pad? SOQ defined the attributes of the solder joint: Shorts—are there any shorts? Opens—are there any opens? Quality—is it consistent with the relevant standard?
He discussed the relative strengths, weaknesses and costs of the four test methodologies: JTAG, AOI, X-ray and ICT, in terms of a PCOLA-SOQ analysis. They were appropriate at different stages of the manufacturing process. The benefit of JTAG was that it was available to design engineers. The most important consideration regarding testability was access: a single point of access on a net gave some opportunity for fault detection; multiple points of access gave better detection and the opportunity for fault diagnosis, particularly open circuit location.
Payne reviewed the progress of JTAG over the last decade: costs had fallen and support for non-JTAG devices has become much easier. He stressed that JTAG tools were aimed at board designers as well as production test engineers, and that accelerated in-circuit programming was limited only by flash write speed. Signal integrity in test fixture cabling was becoming an increasingly critical consideration.
He urged designers to think about JTAG as early as possible in the process; the benefits would be realised sooner than might be expected, and time and money could be saved. If JTAG was used to test prototypes, those tests could be re-used on the production line. And accelerated JTAG solutions could be used for in-system programming, both for de-bug and for production.
Lawrence Romine, Altium’s director of Global Business Development, brought proceedings to a close, thanking all who had attended and all who had shared their knowledge and expertise, and the team who had put together such a well-organised and professionally managed event which had exceeded all expectation. The “learn, connect, get inspired” theme was realised with resounding success. Thank you, Altium, for giving me the opportunity to be there.
Page 2 of 2Suggested Items
Indium Technical Expert to Present at SiP Conference China
11/25/2024 | Indium CorporationIndium Corporation Senior Area Technical Manager for East China Leo Hu is scheduled to deliver a presentation on Low-Temperature Solder Material in Semiconductor Packaging Applications at SiP China Conference 2024 on November 27 in Suzhou, China.
Indium Corporation to Showcase Precision Gold Solder Solutions at MEDevice Silicon Valley 2024
11/18/2024 | Indium CorporationIndium Corporation® will feature its high-reliability AuLTRA® MediPro gold solder solutions at MEDevice Silicon Valley, taking place on November 20-21 in Silicon Valley, California. AuLTRA® MediPro is a family of high-performance, precision gold solder solutions for critical medical applications.
AIM to Highlight NC259FPA Ultrafine No Clean Solder Paste at SMTA Silicon Valley Expo & Tech Forum
11/14/2024 | AIMAIM Solder, a leading global manufacturer of solder assembly materials for the electronics industry, is pleased to announce its participation in the upcoming SMTA Silicon Valley Expo & Tech Forum taking place on December 5 at the Fremont Marriott Silicon Valley in Fremont, California.
Data-driven Precision in PCBA Manufacturing
11/13/2024 | Julie Cliche-Dubois, CogiscanThe intricacies involved in electronics manufacturing require more than just expensive equipment and skilled technicians; they necessitate an accurate understanding of the entire production flow, informed and driven by access and visibility to reliable data.
Rehm Thermal Systems Mexico Wins the Mexico Technology Award 2024 in the Category Convection Soldering
11/13/2024 | Rehm Thermal SystemsRehm Thermal Systems Mexico has won the Mexico Technology Award in the category convection soldering with the patented mechatronic curtain for convection soldering systems.