-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueThe Designer of the Future
Our expert contributors peer into their crystal balls and offer their thoughts on the designers and design engineers of tomorrow, and what their jobs will look like.
Advanced Packaging and Stackup Design
This month, our expert contributors discuss the impact of advanced packaging on stackup design—from SI and DFM challenges through the variety of material tradeoffs that designers must contend with in HDI and UHDI.
Rules of Thumb
This month, we delve into rules of thumb—which ones work, which ones should be avoided. Rules of thumb are everywhere, but there may be hundreds of rules of thumb for PCB design. How do we separate the wheat from the chaff, so to speak?
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
Mentor Launches HyperLynx Solution with Automated and Intelligent Channel Extraction for SerDes Interfaces
February 13, 2018 | Mentor, a Siemens businessEstimated reading time: 3 minutes
Mentor, a Siemens business, today announced its new HyperLynx printed circuit board (PCB) simulation technology for high-performance designs, now providing the industry’s first end-to-end fully automated serializer/deserializer (SerDes) channel validation solution. Today’s advanced electronics products require intelligent high-speed design tools to ensure that designs perform as intended. With signaling rates of 50 Gbps becoming commonplace, and protocols like Ethernet, pushing 400 Gbps bandwidth, traditional methods are insufficient. This is crucial for industries that demand superior high-speed performance such as automotive, networking, data centers, telecom, and IoT/cloud-based products.
SerDes refers to the interfaces like PCI Express (PCIe) that are used anywhere high-bandwidth is required. However, today’s hardware engineers lack time to fully understand the detailed signal integrity requirements of these interface protocols and may have limited access to signal integrity (SI) and 3D EM experts for counsel. Mentor’s new HyperLynx release provides tool-embedded protocol-specific channel compliance— the industry’s first fully automatic validation tool for PCB SerDes interfaces. This includes a 3D explorer feature for design and layout optimization of non-uniform structures like breakouts and vias.
Mentor customer Sintecs, an electronic design service (EDS) company based in The Netherlands, specializes in complex board design and analyses. They developed the European-funded multi-board dReDBox, a completely new concept for a “data center in a box,” with disaggregate processing and memory resources connected with high-speed links (www.dredbox.eu). Using the HyperLynx DDRx Wizard and new SerDes Compliance Wizard, Sintecs could quickly explore the available design space to converge on a physical implementation that met industry standard compliance metrics for their product’s DDR4 (running at 2666 MT/s) and many PCIe3 interfaces. The new HyperLynx intelligent channel extraction tool helped compress the SerDes interface design schedule by automating the entire channel decomposition and modeling design task. Automated channel extraction was substantially faster than Sintecs’ previous manual method that required time from a 3D full-wave solver expert to model each channel discontinuity.
“We've successfully used HyperLynx to achieve the ‘first-time-right’ implementation of our high-speed DDR4 and PCIe SerDes interfaces for the dReDBox project,” stated Hans Klos, managing director of Sintecs B.V. “We’ve changed our way of working, and now our hardware designers and SI engineers use the SerDes Compliance Wizard to quickly iterate during interface design optimization, and final interface compliance verification.”
Protocol-specific Channel Compliance
Using the new HyperLynx release, hardware engineers can easily perform protocol-specific compliance checks. The tool provides embedded protocol expertise for PCIe Gen3/4, USB 3.1, and COM-based technology for Ethernet and Optical Implementers Forum (OIF). Engineers can easily perform equalization optimization (CTLE, FFE, DFE) based on protocol architecture and constraints.
“As data rates in high speed serial links increase, designing channels with acceptable bit error ratios, limited by equalization settings within a protocol’s range, requires a higher level of expertise. The new automated channel analyzer from Mentor is like having an expert on your shoulder. Running the analysis of a design before sign-off will catch many materials, vias and transmission line problems before they sneak into the final design,” said Eric Bogatin, dean of the Signal Integrity Academy and director of the Teledyne LeCroy Front Range Signal Integrity Lab. “And, for the final channel, the new compliance analyzer will recommend the optimized equalization settings to meet the protocol’s constraints. These innovations will help all hardware engineers sleep better at night.”
HyperLynx 3D Explorer
The 3D Explorer feature provides channel structure design and pre-layout optimization. Template-based 3D structure synthesis can be used for differential pair, BGA breakouts, via configurations, series-blocking capacitors, and more.
Product Availability
The new HyperLynx release with automated SerDes channel validation will ship at the end of February 2018.
About Mentor, a Siemens business
Mentor, a Siemens business, is a world leader in electronic hardware and software design solutions, providing products, consulting services, and award-winning support for the world’s most successful electronic, semiconductor, and systems companies. For more information, click here.
Suggested Items
AMETEK Acquires Kern Microtechnik
02/04/2025 | PRNewswireAMETEK, Inc. announced the acquisition of Kern Microtechnik, a leading manufacturer of high-precision machining and optical inspection solutions.
ITW EAE to Showcase Latest Electronic Assembly Equipment Developments at IPC APEX
02/04/2025 | ITW EAEITW EAE will be showcasing its latest developments at IPC APEX, March 18 - 20 in Anaheim. The ITW EAE booth #2400 will have MPM, Camalot, Electrovert, Vitronics Soltec and Despatch Applications Experts on hand as well as Sales and Management to answer questions and offer solutions.
Building on DesignCon’s 30th Anniversary Momentum
02/04/2025 | Marcy LaRont, I-Connect007With three decades of technological advancements, DesignCon has established itself as a premier conference for electronics design. Susan Deffree, the group event coordinator, reflects on the event's rich history and the exciting developments for its 30th anniversary.
DesignCon 2025, Day 2: It’s All About AI
01/30/2025 | Marcy LaRont, I-Connect007It’s hard to get away from the topic of artificial intelligence, but why would you? It’s everywhere and in everything, and my time attending presentations about AI at DesignCon 2025 was well worth it. The conference’s agenda featured engaging presentations and discussions focused on the technological advancements in AI, big data centers, and memory innovations, emphasizing the critical relationship between processors and circuit boards.
DesignCon 2025: Looking Great at 30
01/30/2025 | Andy Shaughnessy, Design007DesignCon may be turning 30 this year, but the Silicon Valley staple doesn’t look a day over 25. Attendees turned out for this celebratory bash, many of them reminiscing about their first DesignCon event 20 or 30 years ago. The Tuesday night welcome reception was basically a 30th birthday bash, sponsored by Mouser. Show managers went all out, with strobe lights and a DJ blasting a mix of old and new dance tunes. That was fitting, because I spoke with engineers from ages 21 to 81 at DesignCon this year. Nice to see more younger folks each year.