-
- News
- Books
Featured Books
- I-Connect007 Magazine
Latest Issues
Current Issue
Beyond the Rulebook
What happens when the rule book is no longer useful, or worse, was never written in the first place? In today’s fast-moving electronics landscape, we’re increasingly asked to design and build what has no precedent, no proven path, and no tidy checklist to follow. This is where “Design for Invention” begins.
March Madness
From the growing role of AI in design tools to the challenge of managing cumulative tolerances, these articles in this issue examine the technical details, design choices, and manufacturing considerations that determine whether a board works as intended.
Looking Forward to APEX EXPO 2026
I-Connect007 Magazine previews APEX EXPO 2026, covering everything from the show floor to the technical conference. For PCB designers, we move past the dreaded auto-router and spotlight AI design tools that actually matter.
- Articles
- Columns
- Links
- Media kit
||| MENU - I-Connect007 Magazine
Estimated reading time: 1 minute
Embedding Components, Part 2
Technology and processes for embedding capacitor and inductor elements rely on several unique methodologies. Regarding providing capacitor functions, IPC-4821 defines two methodologies for forming capacitor elements within the PCB structure: laminate-based (copper-dielectric-copper) or planar process and non-laminate process using deposited dielectric materials.
Distributed (planar) capacitors
Considered the simplest solution and commonly used to replace discrete power supply decoupling capacitors the planar capacitors utilize closely spaced power and ground planes separated by a thin dielectric layer. The dielectric can be a layer of the glass-reinforced epoxy material, a thin layer of non-reinforced polymer, or a polymer sheet material filled with ceramic powder. This technique will provide significant capacitance and delivers very low inductance. The capacitance range for planar capacitors is 1pF to 1mF, dependent on the dielectric constant, material thickness and area.
Because the planar capacitance is proportional to the dielectric thickness between the power and ground planes, thin dielectrics are preferred. This will increase planar capacitance while reducing planar spreading inductance and minimizes overall board thickness. The reduction of planar spreading inductance also results in a lowering the impedance path while increasing the effectiveness of discrete capacitances.
The total capacitance of the power and ground pair is determined by the effective common (overlapping) area of the copper electrodes. This area, times the capacitance density, represents the total capacitance.
To read this entire article, which appeared in the June 2017 issue of The PCB Design Magazine, click here.
More Columns from Designer's Notebook
Designers Notebook: Heterogeneous Interposer Design Challenge, Part 3Designers Notebook: Heterogeneous Interposer Design Challenge, Part 2
Designers Notebook: Heterogeneous Interposer Design Challenge, Part 1
Designers Notebook: Power and Ground Distribution Basics
Designers Notebook: Basic PCB Planning Criteria—Establishing Design Constraints
Designers Notebook: Layer Stackup Planning for RF Circuit Boards
Designers Notebook: Addressing Future Challenges for Designers
Designers Notebook: Impact of Advanced Semiconductor Packaging on PCB Stackup