-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueAll About That Route
Most designers favor manual routing, but today's interactive autorouters may be changing designers' minds by allowing users more direct control. In this issue, our expert contributors discuss a variety of manual and autorouting strategies.
Creating the Ideal Data Package
Why is it so difficult to create the ideal data package? Many of these simple errors can be alleviated by paying attention to detail—and knowing what issues to look out for. So, this month, our experts weigh in on the best practices for creating the ideal design data package for your design.
Designing Through the Noise
Our experts discuss the constantly evolving world of RF design, including the many tradeoffs, material considerations, and design tips and techniques that designers and design engineers need to know to succeed in this high-frequency realm.
- Articles
- Columns
- Links
- Media kit
||| MENU - design007 Magazine
Calculation of Frequency-Dependent Effective Roughness Dielectric Parameters for Copper Foil Using Equivalent Capacitance Models
January 2, 2019 | Marina Y. Koledintseva, Metamagnetics Inc.*, and Tracey Vincent, CST of AmericaEstimated reading time: 20 minutes
Applying the same image processing technique as for the roughness magnitude extraction, but performing summation for each column of pixels, one can get the volume concentration of metallic inclusions in the transition between pure dielectric to pure metal. Figure 5 shows the function for different types of foils. It is seen that 0% concentration corresponds to dielectric matrix, while 100% to smooth copper. The transitions are comparatively smooth – the left-hand front corresponds to the foil side, and the right-hand side to the "oxide" side. The smoother the conductor side, the more abrupt the metallic concentration slope is.
Figure 5: Volume concentration of metallic inclusions in black oxide STD (a), VLP (b), and HVLP (c) foil on PPO blend substrate.
The profiles on the foil and oxide sides can be fitted using exponential or polynomial functions as is shown in Figures 6-8. For simplicity of calculating integrals analytically in (5), (6), and (12), the exponential approximation will be further used. Note that the parameter b herein is the same as K1 in (1). The approximation data for a number of studied samples of black-oxide foils on PPO Blend substrates are presented in Table 1. The parameter δrms herein is the root-mean-square error at the approximation.
Figure 6: Approximation of volume concentration of metallic inclusions as a function of D distance from the smooth conductor: "foil" side (a) and "oxide" side (b) on STD foil.
Figure 7: Approximation of volume concentration of metallic inclusions as a function of distance from the smooth conductor: “foil” side (a) and “oxide” side (b) on VLP foil.
Figure 8: Approximation of volume concentration of metallic inclusions as a function of distance from the smooth conductor: “foil” side (a) and “oxide” side (b) on HVLP foil.
Table 1: Exponential approximation of profile functions on “foil” and “oxide” sides of copper foils.
Calculation of ERD Parameters Using the Proposed Analytical Model
The proposed equivalent capacitance model was applied to calculate the ERD parameters of the three types of foils as in Table 1. Figures 9-11 show the calculated frequency dependences for DKr and DFr of the corresponding ERD layers. The thicknesses of the layers are also determined from the metallic concentration profiles. Note that in the previous publications [4], [6], [13], [14], the ERD parameters were independent of frequency. However, the new analytical model shows that there is frequency dependence. The ERD parameters for the STD foil on its “foil” and “oxide” sides differ significantly because the “foil” side is much rougher than the “oxide” side. The corresponding differences for the sides on the VLP and HVLP foils do not differ that much, though they are not equal. Though the extracted ERD parameters for the VLP foil herein are close to those of the HVLP, the thicknesses of the layers to be modeled differ: the HVLP layers are thinner than VLP. Note that the calculated ERD results are not the same as reported in [10], because the test samples studied herein are different from those in [13].
In the present study, the roughness parameters of HVLP and VLP samples are not much different, while in [13] the VLP and HVLP foils are quite distinct.
Figure 9: Effective roughness dielectric parameters as functions of frequency for STD foil: DKr (a) and DFr (b).
Figure 10: Effective roughness dielectric parameters as functions of frequency for VLP foil: DKr (a) and DFr (b).
Figure 11: Effective roughness dielectric parameters as functions of frequency for HVLP foil: DKr (a) and DFr (b).
Numerical Simulations Based on Analytically Calculated ERD
The measured insertion loss |S21|, dB and time delay t on a transmission line, i.e., a single-ended stripline, increase as conductor roughness magnitude increases, and hence, the values DKr and DFr of the corresponding ERD layers increase. This is illustrated by Figure 12.
Figure 12: Insertion loss (a) and time delay (b) on 16-inch stripline with PPO blend dielectric and different foil types.
Page 3 of 4
Suggested Items
The Evolution of Picosecond Laser Drilling
06/19/2025 | Marcy LaRont, PCB007 MagazineIs it hard to imagine a single laser pulse reduced not only from nanoseconds to picoseconds in its pulse duration, but even to femtoseconds? Well, buckle up because it seems we are there. In this interview, Dr. Stefan Rung, technical director of laser machines at Schmoll Maschinen GmbH, traces the technology trajectory of the laser drill from the CO2 laser to cutting-edge picosecond and hybrid laser drilling systems, highlighting the benefits and limitations of each method, and demonstrating how laser innovations are shaping the future of PCB fabrication.
Day 2: More Cutting-edge Insights at the EIPC Summer Conference
06/18/2025 | Pete Starkey, I-Connect007The European Institute for the PCB Community (EIPC) summer conference took place this year in Edinburgh, Scotland, June 3-4. This is the third of three articles on the conference. The other two cover Day 1’s sessions and the opening keynote speech. Below is a recap of the second day’s sessions.
Day 1: Cutting Edge Insights at the EIPC Summer Conference
06/17/2025 | Pete Starkey, I-Connect007The European Institute for the PCB Community (EIPC) Summer Conference took place this year in Edinburgh, Scotland, June 3-4. This is the second of three articles on the conference. The other two cover the keynote speeches and Day 2 of the technical conference. Below is a recap of the first day’s sessions.
Preventing Surface Prep Defects and Ensuring Reliability
06/10/2025 | Marcy LaRont, PCB007 MagazineIn printed circuit board (PCB) fabrication, surface preparation is a critical process that ensures strong adhesion, reliable plating, and long-term product performance. Without proper surface treatment, manufacturers may encounter defects such as delamination, poor solder mask adhesion, and plating failures. This article examines key surface preparation techniques, common defects resulting from improper processes, and real-world case studies that illustrate best practices.
RF PCB Design Tips and Tricks
05/08/2025 | Cherie Litson, EPTAC MIT CID/CID+There are many great books, videos, and information online about designing PCBs for RF circuits. A few of my favorite RF sources are Hans Rosenberg, Stephen Chavez, and Rick Hartley, but there are many more. These PCB design engineers have a very good perspective on what it takes to take an RF design from schematic concept to PCB layout.