The Knowledge Base: My 2025 Industry Wish List
Global Sourcing Spotlight: The Surprising World of Offshore B2B Industrial Values
Nolan’s Notes: Emerging Trends in 2025
Weak Microvia Interface Open Forum at IPC APEX EXPO
January 7, 2019 | IPCEstimated reading time: 1 minute
The IPC V-TSL-MVIA Weak Interface Microvia Failures Technology Solutions Subcommittee formed in 2018 to identify the need to identify the risks, causes, and mitigation of failures due to a weak interface between the plated copper at the bottom of a microvia and the underlying copper surface.
The subcommittee will hold an open forum during IPC APEX EXPO for industry to discuss this important topic and how industry can come together to address it. Attendees will be invited to share their own issues regarding the weak microvia interface and will learn how to participate on the subcommittee.
IPC Weak Microvia Interface Open Forum
Wednesday, January 30
10:15 AM to 12:00 PM
San Diego Convention Center
Room 11A
Preliminary Agenda
1. Background: History of the effort, scope of work, status and organization
2. Presentation: Current Understanding of the Problem/Mitigation Measures
3. Weak Microvia Interface Project Subteam Reports
• Data Collation and Mining on the Issue
• FMEA “Fishbone”
• Engineering Simulation
4. Next Steps and Goals
• Near term: Breakout teams
• Middle term:
o Knowns/Unknowns: Can any intermediate conclusions or improved mitigation techniques be communicated?
o Identify Testing Needed: Gaps and confirmation
• Long term: Prevention: Can it be accomplished through design, process enhancements, etc.?
5. Q&A Session and How to Get Involved
The IPC V-TSL-MVIA Weak Interface Microvia Failures Technology Solutions Subcommittee formed as a result of work done on IPC-WP-023. Order IPC-WP-023, IPC Technology Solutions White Paper on Performance-Based Printed Board OEM Acceptance Via Chain Continuity Reflow Test: The Hidden Reliability Threat – Weak Microvia Interface from the IPC bookstore.
Share on:
Suggested Items
Designers Notebook: Impact of Advanced Semiconductor Packaging on PCB Stackup
01/07/2025 | Vern Solberg -- Column: Designer's NotebookTo accommodate new generations of high I/O semiconductor packaging, printed circuit board fabrication technology has had to undergo significant changes in both the process methods and the criteria for base material selection and construction sequence (stackup). Many of the new high-function multi-core semiconductor package families require more terminals than their predecessors, requiring a significantly narrower terminal pitch. Interconnecting these very fine-pitch, high I/O semiconductors to the PCB is made possible by an intermediate element referred to as an interposer.
BOOK EXCERPT: The Printed Circuit Designer’s Guide to... High Performance Materials, Chapter 4
01/02/2025 | I-Connect007In Chapter 4, Michael Gay discusses the two main types of copper foil used for PCB boards today: electrodeposited (ED) foil and rolled annealed (RA) foil. He also explains the pros and cons of each, and provides an update of the latest innovations in copper foil technology.
Connect the Dots: Designing for Reality—Solder Mask and Legend
01/02/2025 | Matt Stevenson -- Column: Connect the DotsIn the previous episode of I-Connect007’s On the Line with… podcast, we discussed the strip, etch, and strip process. At this point, we have a functioning board, but we still need to protect the PCB from environmental effects and document the circuit components. This brings us to the solder mask and legend phase of production.
Global PCB Connections: Following DFM Rules Leads to Better Boards
12/18/2024 | Jerome Larez -- Column: Global PCB ConnectionsAs a PCB field applications engineer, ensuring smooth communication between PCB designers and fabricators is one of my frequent challenges. A critical part of that dialogue is design for manufacturing (DFM). Many designers, even experienced ones, often misunderstand or overlook important DFM considerations. They may confuse design rules with manufacturing minimums, leading to technically feasible designs that are difficult or costly to produce. In this column, I will clarify some common DFM guidelines and help designers understand the difference between “design rules” and “minimums” while sharing best practices that will simplify the production process and ensure the highest quality PCB.
Sayonara to the Last Standing Copper Foil Plant in North America
12/17/2024 | Marcy LaRont, I-Connect007In July 2021, PCB007 Magazine published an interview with Michael Coll and Chris Stevens of Nippon Denkai about the new acquisition by Nippon Denkai of the last-standing ED foil manufacturer in North America. The plant in Augusta, Georgia, was formerly owned by Oak Mitsui, Inc. and had been purchased by Nippon Denkai the previous March, after which significant investment was made with the expectation of providing more jobs.