Elementary, Mr. Watson: PCB Routing: The Art—and Science—of Connection
The Shaughnessy Report: Planning Your Best Route
Target Condition: From Dream House to Drill Files
Register Now for Mentor's PCB Systems Forum 2019 India
July 15, 2019 | Mentor, a Siemens businessEstimated reading time: 1 minute
Establishing an effective PCB systems design validation process reduces design spins and increases product quality.
Increasing performance requirements coupled with a pressure to improve product quality are driving engineering teams to consider alternatives to their current validation approach. Best-practice design processes validate the digital twin (a model of your design) early and often to minimize re-spins and actually shorten the overall design cycle. This 'shift-left' approach enables design engineers and layout designers to validate within their native environment, minimizing the bottleneck waiting for specialist reviews, and freeing the specialists to resolve the remaining critical issues. This process allows engineering teams to better cope with increasing complexity and focus their efforts on product innovation.
This event will cover research on best-practice process strategies (as well as implications of avoiding them). Case studies will show how engineering teams have deployed an ‘optimal’ automated validation process to accelerate sign-off. Analysis technologies that could be deployed within any ECAD flow will be discussed, including multi-board schematic, signal and power integrity, analog/mixed signal, thermal, vibration and manufacturability.
Solutions Covered
- Automated multi-board schematic analysis—Full inspection of all schematic nets to increase design quality and reduce re-spins
- Rule based error identification enabling checks for potential issues early and often during the layout implementation. Quickly layout and routing issues that could lead to SI, PI, EMI and other problems
- Design to manufacturing optimization with comprehensive DFM analysis, incorporated into your PCB design process
- Signal integrity analysis (pre and post layout)
- Power integrity (DC and AC) analysis for correct implementation of the power distribution network
- 3D, broadband, full-wave electromagnetic field solver for SI, and EMI
- Integrated testability analysis—Reduce overall cost of test by addressing testability considerations in schematic capture and layout
- Analog / mixed-signal simulation (inclusive of PCB material effects through automated parasitic extraction)
- Design exploration to automatically vary actual parameters in a design concept and identify high performing design option
For more information visit https://go.mentor.com/57CZf.
Share on:
Suggested Items
Cadence Advances Design and Engineering for Europe’s Manufacturers on NVIDIA Industrial AI Cloud
06/13/2025 | Cadence Design Systems, Inc.At NVIDIA GTC Paris, Cadence announced it is providing optimized solutions for the world’s first industrial AI cloud in collaboration with NVIDIA.
Zuken Autorouters Embrace Collaborative AI
06/12/2025 | Andy Shaughnessy, Design007 MagazineMaybe you’ve never liked autorouters; if so, you’re not alone. As Andy Buja, Zuken’s technical account manager for PCB Solutions, admits, autorouters are not perfect. But today’s autorouters allow designers a greater level of control than ever before, especially routers that incorporate collaborative AI.
Bridging the Knowledge Gap in Test: A Conversation with Bert Horner
06/11/2025 | Barry Matties, I-Connect007Bert Horner is a seasoned industry veteran and co-creator of The Test Connection, Inc. (TTCI), a test and inspection company spanning over 45 years. In this candid conversation, Bert reflects on the challenges our industry faces with the retirement of career professionals and the subsequent loss of critical tribal knowledge. As he unveils The Training Connection’s innovative training initiatives, Bert emphasizes the importance of evolving educational programs that align with industry needs, particularly in design for test (DFT), and sheds light on strategies being implemented to foster the next generation of engineers.
The Shaughnessy Report: Planning Your Best Route
06/10/2025 | Andy Shaughnessy -- Column: The Shaughnessy ReportDesigners don’t like autorouters, period. In my 26 years of covering PCB design and EDA tools, I’ve met about 25 designers who admit to using autorouters regularly. Two of these, Barry Olney and Stephen Chavez, have articles in this issue. If experts like these use routers, why haven’t you tried one?
KYZEN Focuses on Aqueous Cleaning and Stencil Cleaning at SMTA Ontario
06/09/2025 | KYZEN'KYZEN, the global leader in innovative environmentally responsible cleaning chemistries, will exhibit at the SMTA Ontario Expo and Tech Forum, scheduled to take place Tuesday, June 17 at the Venu Event Space in Vaughan, Ontario, Canada. KYZEN will be on-site to provide information about aqueous cleaning chemistry AQUANOX A4618 and the full line of AQUANOX products.