The Pulse: Caught in the Crosshatch—A Cautionary Tale of Detective Work
Fresh PCB Concepts: Designing PCBs for Harsh Environments—Reliability Is Engineered Upstream
Elementary, Mr. Watson DFX—Basically a Basket of Crabs With Spreadsheets
Digital Twin Concept in Copper Electroplating Process Performance
July 11, 2025 | Aga Franczak, Robrecht Belis, Elsyca N.V.Estimated reading time: 1 minute
Editor’s Note: This is an excerpt from a technical paper presented at the inaugural Pan European Design Conference in January 2025. It is reflected as originally presented with minor edits for grammar. There is a link to access the full paper at the conclusion of this excerpt.
Abstract
PCB manufacturing involves transforming a design into a physical board while meeting specific requirements. Understanding these design specifications is crucial, as they directly impact the PCB's fabrication process, performance, and yield rate. One key design specification is copper thieving—the addition of “dummy” pads across the surface that are plated along with the features designed on the outer layers. The purpose of the process is to provide a uniform distribution of copper across the outer layers to make the plating current density and plating in the holes more uniform.
Copper electroplating is crucial in PCB manufacturing, primarily because it reduces ground line impedance and voltage drop. The performance of the electroplating process directly affects the quality of the copper layer and related mechanical properties. In acid copper plating, achieving proper thickness distribution and surface uniformity without compromising metallurgical properties like elongation and tensile strength is challenging. Lowering the current density can help equalize copper thickness but significantly increases plating time, adversely affecting PCB throughput.
Therefore, controlling process performance and the quality of the electroplated copper layer are vital aspects of PCB plating, which remains challenging even for experienced PCB manufacturers. Recognizing plating process performance in terms of copper layer coverage and thickness up front adds significant value to process design and control. This paper explores the concept of automated copper thieving and the digital twin of the copper plating process in PCB manufacturing. These modern CAE tools facilitate the rapid assessment and mitigation of copper under- and over-plated surface areas, aligning closely with the principles of smart manufacturing.
To read the entire paper, which appeared in the June 2025 issue of PCB007 Magazine, click here.
Share on:
Testimonial
"In a year when every marketing dollar mattered, I chose to keep I-Connect007 in our 2025 plan. Their commitment to high-quality, insightful content aligns with Koh Young’s values and helps readers navigate a changing industry. "
Brent Fischthal - Koh YoungSuggested Items
Driving Innovation: Selecting the Right Laser Source
04/28/2026 | Simon Khesin -- Column: Driving InnovationWhen I first joined Schmoll Maschinen, I brought experience from almost every PCB process, except for laser. As I immersed myself in laser processing, I realized why it can seem so daunting to a newcomer. The complexity arises from three intersecting factors: A vast variety of laser sources: CO2, UV-nano, green-pico, UV-pico, IR-pico, and others; a diverse range of applications: Drilling, cutting, ablation, and more; and an extensive list of materials: These have vastly different absorption rates. Choosing the right machine or laser source is rarely trivial. Even for experienced engineers, answering "Which source is best?" requires examining the business's specific goals.
Institute of Circuit Technology Spring Seminar 2026: A Bright Future in Europe
04/23/2026 | Pete Starkey, I-Connect007Through the leafy lanes and spring flowers of Warwickshire and back to Meridan, the traditional centre of England, and now officially part of the Metropolitan Borough of Solihull in the county of the West Midlands, I attended the Annual General Meeting and Spring Seminar of the Institute of Circuit Technology (ICT) on April 14. Out of the AGM came notable changes in leadership at the top of the Institute: the retirement of Mat Beadel as chair and Emma Hudson as technical director. Effective May 1, Steve Driver is the new chair, and Alun Morgan is the new technical director.
ACCM Unveils Negative and Near-zero CTE Materials for Large-Format AI Chips
04/21/2026 | Advanced Chip and Circuit MaterialsAdvanced Chip and Circuit Materials, Inc. (ACCM) has launched two new materials: Celeritas HM50, with a negative coefficient of thermal expansion (CTE) of -8 ppm/°C to offset the positive CTE and expansion of copper with temperature on circuit boards, and Celeritas HM001, with near-zero CTE and the low-loss performance needed for high-speed signal layers to 224 Gb/s and faster in artificial intelligence (AI) circuits.
Fresh PCB Concepts: Designing PCBs for Harsh Environments—Reliability Is Engineered Upstream
04/23/2026 | Team NCAB -- Column: Fresh PCB ConceptsWhen engineers hear the phrase “harsh environment,” they usually think of the extreme temperature swings, vibration and shock, pressure changes, or radiation in aerospace. However, aerospace is not the only harsh environment where electronic assemblies must survive. Automotive power electronics, downhole oil and gas tools, marine controls, rail systems, defense platforms, and industrial automation equipment all expose PCBs to environments that are equally unforgiving. The stress mechanisms may differ, but the physics does not.
Advanced Packaging for AI: Reliability Starts at the Cu/Cu/Cu Microvia Junction
04/20/2026 | Kuldip Johal, MKS' AtotechThe rapid growth of AI computing, from training clusters to inference at scale, is reshaping demand across the entire electronics supply chain. Advances in technology requirements, such as higher bandwidth, lower latency, and greater compute density, are driving the development of advanced packaging technologies and transforming the PCB industry across design, manufacturing, testing, and even architecture.