-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueAdvanced Packaging and Stackup Design
This month, our expert contributors discuss the impact of advanced packaging on stackup design—from SI and DFM challenges through the variety of material tradeoffs that designers must contend with in HDI and UHDI.
Rules of Thumb
This month, we delve into rules of thumb—which ones work, which ones should be avoided. Rules of thumb are everywhere, but there may be hundreds of rules of thumb for PCB design. How do we separate the wheat from the chaff, so to speak?
Partial HDI
Our expert contributors provide a complete, detailed view of partial HDI this month. Most experienced PCB designers can start using this approach right away, but you need to know these tips, tricks and techniques first.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
Cadence Presented with Four 2019 TSMC Partner of the Year Awards
November 1, 2019 | Business WireEstimated reading time: 1 minute
Cadence Design Systems, Inc. (NASDAQ: CDNS) was presented with four TSMC Partner of the Year awards at the TSMC 2019 Open Innovation Platform® (OIP) Ecosystem Forum. Cadence achieved recognition for the joint development of the N6 design infrastructure, SoIC design solution, cloud-based productivity solution and DSP IP.
These awards were given to Cadence based on the following work that has been delivered:
N6 design infrastructure: Cadence participated in an in-depth collaboration with TSMC on the design infrastructure development of this advanced process technology and has been working with customers on N6 design starts both on production designs and test chips.
SoIC Design Solution: Cadence collaborated with TSMC on the development of a design solution and delivered a reference flow that includes a full suite of Cadence® digital and signoff, custom/analog, and IC package and PCB analysis tools.
Cloud-based TSMC OIP Virtual Design Environment (VDE): Cadence collaborated with TSMC to add the CloudBurst™ Platform to Cadence-managed OIP VDE environments, elevating ease of use and enabling mutual customers to tape out advanced process designs using digital, custom and verification flows delivered via the cloud to improve overall productivity and meet compressed schedules.
DSP IP: Cadence worked with TSMC to enable customers to complete successful projects using the Cadence Tensilica® DSP IP, a widely-used DSP IP in the TSMC portfolio.
“Our continued collaboration with Cadence is enabling our customers to utilize our advanced technologies to design with confidence and meet design goals,” said Suk Lee, TSMC senior director of the Design Infrastructure Marketing Division. “We look forward to seeing our customers unleash their silicon innovations in their respective markets using our advanced N6, TSMC-SoIC®, cloud, and DSP IP solutions.”
“Through our close collaboration with TSMC, we’re enabling mutual customers to consistently deliver successful innovations using our latest technologies,” said Dr. Chin-Chi Teng, senior vice president and general manager of the Digital & Signoff Group at Cadence. “These awards from TSMC exemplify Cadence’s commitment to delivering upon its Intelligent System Design strategy, which enables customers to achieve SoC design excellence.”
Suggested Items
SP Manufacturing Expands with New Malaysia Plant, Acquires Ideal Jacobs
12/26/2024 | PRNewswireSP Manufacturing (SPM), a leader in Electronic Manufacturing Services (EMS), is strengthening its global presence with two major moves: opening a new manufacturing facility in Senai, Malaysia, and successfully acquiring Ideal Jacobs Corporation.
Robosys, ACUA Ocean + OREC Secure Funding For Collaborative Autonomy Project
12/25/2024 | RobosysAdvanced maritime autonomy developer, Robosys Automation, supported by USV manufacturer, ACUA Ocean, and Offshore Renewable Energy Catapult (OREC), have jointly secured grant funding through Innovate UK.
IPC Announces New Training Course: PCB Design for Military & Aerospace Applications
12/23/2024 | IPCIPC announced the launch of a new training course: PCB Design for Military & Aerospace Applications.
Effects of Advanced Packaging and Stackup Design
12/26/2024 | I-Connect007 Editorial TeamKris Moyer teaches several PCB design classes for IPC and Sacramento State, including advanced PCB design. His advanced design classes take on some really interesting topics, including the impact of a designer’s choice of advanced packaging upon the design of the layer stackup. Kris shares his thoughts on the relationship between packaging and stackup, what PCB designers need to know, and why he believes, “The rules we used to live by are no longer valid.”
Beyond Design: AI-driven Inverse Stackup Optimization
12/26/2024 | Barry Olney -- Column: Beyond DesignArtificial intelligence (AI) is transforming how we conceptualize and design everything from satellites to PCBs. Traditionally, stackup planning is a manual process that can be multifaceted and relies heavily on the designer's expertise. Despite having best practices and various field solvers to optimize parameters, stackup planning remains challenging for complex designs with advanced packaging, several layers, multiple power pours, and controlled impedance requirements.