-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueDesigning Through the Noise
Our experts discuss the constantly evolving world of RF design, including the many tradeoffs, material considerations, and design tips and techniques that designers and design engineers need to know to succeed in this high-frequency realm.
Learning to Speak ‘Fab’
Our expert contributors clear up many of the miscommunication problems between PCB designers and their fab and assembly stakeholders. As you will see, a little extra planning early in the design cycle can go a long way toward maintaining open lines of communication with the fab and assembly folks.
Training New Designers
Where will we find the next generation of PCB designers and design engineers? Once we locate them, how will we train and educate them? What will PCB designers of the future need to master to deal with tomorrow’s technology?
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
AltiumLive Frankfurt 2019: Rick Hartley Keynote
November 25, 2019 | Pete Starkey, I-Connect007Estimated reading time: 8 minutes
Tight coupling did create different line widths: the advantage with tight coupling was that it gave a narrower line for a given impedance, which made the design easier to route. The disadvantage with tight coupling was that it gave a narrower line for a given impedance, which made the design more difficult to manufacture and hence more expensive. And there were signal integrity issues associated with skin effect; sometimes, separating differential lines by greater distances and making the lines wider could be justified for reasons of signal integrity and/or cost of manufacturing.
Hartley discussed crosstalk between tightly-coupled lines sandwiched between planes, where interference from the outside world was reduced because high-frequency fields would not conduct through copper planes. But the close proximity of an aggressive signal on the same layer would result in unbalanced crosstalk, however tightly the differential pair were coupled.
Hartley also made some interesting comments about skew, which, in his opinion, was not nearly as critical as stated in the application notes. He went on to say that he never length-matched the two lines of a differential pair, even at 10-gigahertz frequencies; instead, he ran them side by side, made them approximately the same length, and they had always worked. It was much more important to reference ground on the next layer of the board.
What else could impact timing skew? Board materials. As signals travelled through the dielectric of the composite material, and the dielectric constants of epoxy and glass were different, they travelled at different speeds as they crossed the weave of the glass cloth, and the two lines of the differential pair were always effectively jockeying for position. Hartley named glass styles 1080 and 106 as the worst for this effect because of the width of spaces in the weave could result in 5 mm of skew in 75 mm of routing in a typical example, putting a different perspective on the concept of length matching and causing real signal integrity problems in high-speed designs. The message was to choose one of the newer spread-glass styles designed to minimise this effect, although there could still be some electromagnetic interference issues.
Hartley stressed that one of the biggest causes of electromagnetic interference was changing layers, and he showed an example of a signal line on layer 1 of a circuit board traversing a ground-plane on layer 2 through a via to a signal layer 3. The energy in that circuit was in the dielectric space between layer 1 and the ground-plane layer 2. If it was necessary to change layers in order to change routing direction from X to Y, then the fields would couple through the clearance hole in the plane, the fields would continue on in the dielectric space between layers 2 and 3, and everything would work perfectly with no danger of spreading fields and no electromagnetic interference problems. And for the most part, signal integrity would be maintained.
But if the fields spread out and there were other vias in that region, they would couple into those other vias, and there was a strong possibility of introducing electromagnetic interference. And if it was necessary to go from one ground plane to another, the best way to do it was to place a ground via next to it. Hartley discussed various field-spreading and coupling effects and their consequences and commented that he spent most of his consulting time solving electromagnetic interference problems, admitting that his job was so easy because the majority could be resolved simply by adding return vias or changing positions of decoupling capacitors.
People wouldn’t need to hire Hartley if they would take the trouble to gain some basic knowledge “There is no current inside of a via,” was another forthright statement. The beauty of the fields was that the return current was on the outside of the via barrel. Therefore, contrary to popular opinion, there was no justification to fill the via with conductive material; “You could use peanut butter; it doesn’t matter electrically.”
What about differential pairs? Was a return via necessary when transitioning layers? A lot of people believed not. But Hartley depicted them as two single-ended signals, referencing the plane above or below, rather than them having magical, mystical properties because they were a differential pair. Without a return via, their fields would spread in exactly the same way as a single-ended signal, and create a common-mode current in one or the other line. He illustrated the best way to change layers with a differential pair using a pair of vias, or even a single via: “But you have to take the fields through the dielectric from one dielectric layer to the next. You can’t just ignore the fields because when you do, you set yourself up for problems.”
Rick Hartley’s keynote set people thinking. He had blown away a lot of popular mythology and could support his statements and design principles with factual examples drawn from many years of practical experience. The Q&A session ran for some time.
Page 2 of 2Suggested Items
Elephantech: For a Greener Tomorrow
04/16/2025 | Marcy LaRont, PCB007 MagazineNobuhiko Okamoto is the global sales and marketing manager for Elephantech Inc., a Japanese startup with a vision to make electronics more sustainable. The company is developing a metal inkjet technology that can print directly on the substrate and then give it a copper thickness by plating. In this interview, he discusses this novel technology's environmental advantages, as well as its potential benefits for the PCB manufacturing and semiconductor packaging segments.
Trouble in Your Tank: Organic Addition Agents in Electrolytic Copper Plating
04/15/2025 | Michael Carano -- Column: Trouble in Your TankThere are numerous factors at play in the science of electroplating or, as most often called, electrolytic plating. One critical element is the use of organic addition agents and their role in copper plating. The function and use of these chemical compounds will be explored in more detail.
IDTechEx Highlights Recyclable Materials for PCBs
04/10/2025 | IDTechExConventional printed circuit board (PCB) manufacturing is wasteful, harmful to the environment and energy intensive. This can be mitigated by the implementation of new recyclable materials and technologies, which have the potential to revolutionize electronics manufacturing.
Connect the Dots: Stop Killing Your Yield—The Hidden Cost of Design Oversights
04/03/2025 | Matt Stevenson -- Column: Connect the DotsI’ve been in this industry long enough to recognize red flags in PCB designs. When designers send over PCBs that look great on the computer screen but have hidden flaws, it can lead to manufacturing problems. I have seen this happen too often: manufacturing delays, yield losses, and designers asking, “Why didn’t anyone tell me sooner?” Here’s the thing: Minor design improvements can greatly impact manufacturing yield, and design oversights can lead to expensive bottlenecks. Here’s how to find the hidden flaws in a design and avoid disaster.
Real Time with... IPC APEX EXPO 2025: Tariffs and Supply Chains in U.S. Electronics Manufacturing
04/01/2025 | Real Time with...IPC APEX EXPOChris Mitchell, VP of Global Government Relations for IPC, discusses IPC's concerns about tariffs on copper and their impact on U.S. electronics manufacturing. He emphasizes the complexity of supply chains and the need for policymakers to understand their effects.