Fresh PCB Concepts: Key Considerations for Reliability, Performance, and Compliance in PCBs
Elementary Mr. Watson: Navigating RF—A Glide Path Approach to Design Success
Designers Notebook: Layer Stackup Planning for RF Circuit Boards
Mentor Webinar May 5: Ensuring DDR4 Performance at Intended Data Rate
April 23, 2020 | Mentor, a Siemens businessEstimated reading time: 1 minute
DDR interfaces have many signal integrity and timing requirements that need to be guaranteed between multiple signal groups. Conformance to the requirements should be verified before a board is fabricated to reduce the chance of prototype spins. Traditionally, designers have relied on dedicated SI experts to perform this task or laid out boards based on manufacturer’s guidelines and skipped post-route verification entirely, hoping to avoid problems in the lab. Increasing data rates have pushed DDR operating margins to the point where simply following physical design rules is no longer enough to ensure that a design will work as intended.
This webinar by Mentor, a Siemens business, will be held twice on May 5, 2020: from 2-3 PM London time (UTC+1), and 2-3 PM Eastern time in the US. Presenter Min Maung will discuss the different electrical requirements associated with DDR designs and show how board and system designers can use HyperLynx to perform post-route verification themselves, helping free up scarce SI experts to focus on their company’s most challenging analysis problems.
What Attendees Will Learn
- DDR electrical requirements for signal integrity and timing
- Why “routing by the rules” isn’t enough anymore
- Why JEDEC specifications only give you half of the information you need
- How controller/DRAM configuration affects routing requirements
- How to use HyperLynx post-route verification to optimize margins for designs as routed
Who Should Attend
- PCB/system designers
- Engineering managers
- Signal integrity specialists
- PCB layout designers
To register for this web seminar, click here.
Share on:
Suggested Items
Imec Coordinates EU Chips Design Platform
05/09/2025 | ImecA consortium of 12 European partners, coordinated by imec, has been selected in the framework of the European Chips Act to develop the EU Chips Design Platform.
New Issue of Design007 Magazine: Are Your Data Packages Less Than Ideal?
05/09/2025 | I-Connect007 Editorial TeamWhy is it so difficult to create the ideal data package? Many of these simple errors can be alleviated by paying attention to detail—and knowing what issues to look out for. So, this month, our experts weigh in on the best practices for creating the ideal data package for your design.
RF PCB Design Tips and Tricks
05/08/2025 | Cherie Litson, EPTAC MIT CID/CID+There are many great books, videos, and information online about designing PCBs for RF circuits. A few of my favorite RF sources are Hans Rosenberg, Stephen Chavez, and Rick Hartley, but there are many more. These PCB design engineers have a very good perspective on what it takes to take an RF design from schematic concept to PCB layout.
Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems
05/08/2025 | Cadence Design SystemsAt its annual flagship user event, CadenceLIVE Silicon Valley 2025, Cadence announced a major expansion of its Cadence® Millennium™ Enterprise Platform with the introduction of the new Millennium M2000 Supercomputer featuring NVIDIA Blackwell systems, which delivers AI-accelerated simulation at unprecedented speed and scale across engineering and drug design workloads.
The Right Blend: Mixed Wireless Technologies
05/08/2025 | Kirsten Zima, Siemens EDAA common trend recently is to employ as many radios as possible on a single PCB. With the increase of wireless standards and the downscaling of PCB size, it can be difficult to know what the most critical design parameters are to focus on. In this article, we’ll discuss the most important considerations to make when designing with mixed wireless technologies, such as Bluetooth, GPS, and Wi-Fi, on a single PCB. These considerations include antennas, frequencies, FCC compliance, shielding, and layout with and without transition vias.