-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueSignal Integrity
If you don’t have signal integrity problems now, you will eventually. This month, our expert contributors share a variety of SI techniques that can help designers avoid ground bounce, crosstalk, parasitic issues, and much more.
Proper Floor Planning
Floor planning decisions can make or break performance, manufacturability, and timelines. This month’s contributors weigh in with their best practices for proper floor planning and specific strategies to get it right.
Showing Some Constraint
A strong design constraint strategy carefully balances a wide range of electrical and manufacturing trade-offs. This month, we explore the key requirements, common challenges, and best practices behind building an effective constraint strategy.
- Articles
- Columns
- Links
- Media kit
||| MENU - design007 Magazine
A Design Economics Horror Story
May 7, 2020 | Rick Hartley, RHartley EnterprisesEstimated reading time: 3 minutes
Editor’s note: During a recent conversation with Rick Hartley, he shared one of his favorite PCB design horror stories. This is a cautionary tale about what can happen when design teams place too much faith in app notes and do not follow cost-aware design techniques. Enjoy!
When I first went to work at a company in 2003, I was asked to look at a circuit board that was not working properly; the few they did get to work had major EMI problems. I discovered they had placed the parts badly so that routing the memory lines to be even close to a similar length was going to be nearly impossible.
The engineer who did the schematic looked at the app note for the particular memory that was used with this processor, which stated, “Route all the memory lines within the same length of one another at ±50 mils.” The engineer thought, “50 is good, and 25 is even better,” so he put a note on this schematic that the memory lines should all be the same length at ±25 mils. What’s really interesting is that engineers often don’t understand that inner and outer layers propagate at different rates. If you make all the lines the same length, they don’t have the same propagation time, and they don’t match anyway.
Then, they farmed out the layout. And the people who did the layout—because of the poor positioning of components—couldn’t get all the lines routed anywhere close to the same length without a ton of tromboning or serpentining of the memory lines. They ended up with 14 routing layers, and the only way they could get it to the thickness required was to make it an 18-layer board. They had an 18-layer board with only four plane layers and 14 routing layers. Anybody who knows anything about design is already thinking, “How could this possibly work?”
It all happened because of this overabundance of length-matching. To make matters worse, they had to have 65 ohms impedance on some of the lines because there was a PCI bus on the board. In order to get the dielectric constant—with these very thin dielectrics— low enough to hit the target impedance, they had to go to Rogers 4000 series material (at 6 to 8 times the cost of FR-4). The bare boards were seven by nine inches, and they were going to cost an estimated $235 each in quantities of 1,000 at a time. Again, most of the boards didn’t work, and the few that did work failed EMI testing and were expensive.
I looked at the board and realized what the problem was. I asked the engineer why he put that note on the schematic. And he said, “It was in the app note. I figured they knew what they were talking about.” I asked, “Did you do a timing analysis?” He replied, “You know what management around here is like. We never have time for things like that.” I said, “Do you have time now to do a timing analysis?”
The engineer came back to me a day later and said, “By my calculation, we have about ±200–300 picoseconds of available skew.” I asked him, “Do you know how much that is in terms of length? It’s somewhere between two and three inches. Let’s even call it an inch. That means you could have made all these memory lines the same length ± 1inch, and they would have all worked.”
He exclaimed, “Bull. I don’t believe it.” I said, “Well, we are going to prove it to you!” We stripped away the routes, repositioned the components to make things route properly, routed the board with no line matching at all, and checked them when we were done, and they were all within an inch of the same length. We did no serpentining at all. We made a 10-layer board out of it instead of an 18-layer board with six routing layers and four plane layers.
It worked perfectly. It passed EMI testing, and the price dropped to $34 per board from $235 per board. That’s what happens when people blindly follow app notes.
Close-up of the original 18-layer board showing an abundance of tromboning.
This article originally appeared in the April 2020 issue of Design007 Magazine.
Testimonial
"Our marketing partnership with I-Connect007 is already delivering. Just a day after our press release went live, we received a direct inquiry about our updated products!"
Rachael Temple - AlltematedSuggested Items
Mouser Electronics Celebrates Its 2025 Best-in-Class Award Winners
10/01/2025 | BUSINESS WIREMouser Electronics, Inc., the New Product Introduction (NPI) leader™ empowering innovation, is pleased to announce the 2025 recipients of the Mouser Best-in-Class Awards.
Elementary Mr. Watson: Chasing Checkmarks, Not Signal Integrity
10/01/2025 | John Watson -- Column: Elementary, Mr. WatsonFor the September 2025 issue of Design007 Magazine on signal integrity, I explored how the PCB is similar to a military obstacle course: walls that sap energy like impedance mismatches, barbed wire that cuts like crosstalk, and mud pits that drag a signal down like attenuation. The takeaway was clear that a PCB is not a flat drawing; it's an electromagnetic ecosystem filled with hazards that test every signal that dares to cross it. The real danger lies not in the obstacles themselves, but in the fact that many designers never see them.
Target Condition: Rethinking the PCB Stackup Recipe
10/01/2025 | Kelly Dack -- Column: Target ConditionMarie Antoinette is attributed with saying, “Let them eat cake,” but historians now agree she likely never said it. It was probably revolutionary propaganda to paint her as out of touch with the starving masses. Yet, the phrase still lingers, and oddly enough, it applies to the world of PCB design.
Connect the Dots: Evolution of PCB Manufacturing—Lamination
10/02/2025 | Matt Stevenson -- Column: Connect the DotsWhen I wrote The Printed Circuit Designer's Guide to...™ Designing for Reality, it was not a one-and-done effort. Technology is advancing rapidly. Designing for the reality of PCB manufacturing will continue to evolve. That’s why I encourage designers to stay on top of the tools and processes used during production, to ensure their designs capitalize on the capabilities of their manufacturing partner.
Siemens, ASE Collaborate on Workflows for ASE’s VIPack Advanced Packaging Platform
09/25/2025 | SiemensSiemens Digital Industries Software announced that it is collaborating with Advanced Semiconductor Engineering, Inc. (ASE), the leading global provider of semiconductor manufacturing services in assembly and test, to develop 3Dblox-based workflows for the ASE VIPack™ platform using Siemens’ Innovator3D IC™ solution, which is fully certified for the 3Dblox standard..