The Shaughnessy Report: Showing Some Constraint
Elementary, Mr. Watson: Rein in Your Design Constraints
Target Condition: Are Autorouters Friend or Foe?
Mentor Webinar May 26: Customizing DDR4 Designs for Cost and Performance
May 21, 2020 | Mentor, a Siemens businessEstimated reading time: Less than a minute
Designers often rely on guidelines provided by controller vendors to drive PCB layout, but following those rules isn’t always possible. DDR layout guidelines can also drive up a board’s manufacturing costs, because they tend to be conservative. Dedicated SI experts have long used pre-layout simulation to develop their own layout rules that optimize design margin and cost for their particular applications, but SI experts are a scarce resource in most organizations.
This webinar will discuss the different design variables that can affect DDR design margin, and show how board and system designers can use HyperLynx pre-layout simulation to develop layout rules that will optimize design margins and minimize cost.
What Attendees Will Learn
- Designing a stackup to meet impedance requirements
- Balancing inter-trace spacing against impedance and crosstalk
- Balancing drive strength and inter-trace spacing against crosstalk
- Using simulation to derive board-level layout rules
- Predicting design operating margins before layout
- Optimizing drive strength and receiver ODT settings
Date/Time
Tuesday, May 26, 2020
2 PM US/Eastern
2 PM Europe/London
10 AM Asia/Singapore
To register, click here.
Share on:
Suggested Items
Digital Twin Concept in Copper Electroplating Process Performance
07/11/2025 | Aga Franczak, Robrecht Belis, Elsyca N.V.PCB manufacturing involves transforming a design into a physical board while meeting specific requirements. Understanding these design specifications is crucial, as they directly impact the PCB's fabrication process, performance, and yield rate. One key design specification is copper thieving—the addition of “dummy” pads across the surface that are plated along with the features designed on the outer layers. The purpose of the process is to provide a uniform distribution of copper across the outer layers to make the plating current density and plating in the holes more uniform.
Meet the Author Podcast: Martyn Gaudion Unpacks the Secrets of High-Speed PCB Design
07/10/2025 | I-Connect007In this special Meet the Author episode of the On the Line with… podcast, Nolan Johnson sits down with Martyn Gaudion, signal integrity expert, managing director of Polar Instruments, and three-time author in I-Connect007’s popular The Printed Circuit Designer’s Guide to... series.
Showing Some Constraint: Design007 Magazine July 2025
07/10/2025 | I-Connect007 Editorial TeamA robust design constraint strategy balances dozens of electrical and manufacturing trade-offs. This month, we focus on design constraints—the requirements, challenges, and best practices for setting up the right constraint strategy.
The Shaughnessy Report: Showing Some Constraint
07/14/2025 | Andy Shaughnessy -- Column: The Shaughnessy ReportWhen we first decided to cover strategies for setting PCB design constraints, one designer we spoke with said, “They’re not really constraints; they’re more like guardrails that prevent your design from going off a cliff.”
Elementary, Mr. Watson: Rein in Your Design Constraints
07/10/2025 | John Watson -- Column: Elementary, Mr. WatsonI remember the long hours spent at the light table, carefully laying down black tape to shape each trace, cutting and aligning pads with surgical precision on sheets of Mylar. I often went home with nicks on my fingers from the X-Acto knives and bits of tape all over me. It was as much an art form as it was an engineering task—tactile and methodical, requiring the patience of a sculptor. A lot has changed in PCB design over the years.