-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueCreating the Ideal Data Package
Why is it so difficult to create the ideal data package? Many of these simple errors can be alleviated by paying attention to detail—and knowing what issues to look out for. So, this month, our experts weigh in on the best practices for creating the ideal design data package for your design.
Designing Through the Noise
Our experts discuss the constantly evolving world of RF design, including the many tradeoffs, material considerations, and design tips and techniques that designers and design engineers need to know to succeed in this high-frequency realm.
Learning to Speak ‘Fab’
Our expert contributors clear up many of the miscommunication problems between PCB designers and their fab and assembly stakeholders. As you will see, a little extra planning early in the design cycle can go a long way toward maintaining open lines of communication with the fab and assembly folks.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
Real Time with… SMTAI 2020: Technical Conference Review
October 6, 2020 | Real Time with...SMTAIEstimated reading time: 16 minutes
Chris Hunrath, Insulectro
#905: Z-Axis Interconnects—Transient Liquid Phase Sintering (TLPS) Materials
Low-temperature liquid phase sintering (TLPS) metallurgy makes Z-axis interconnects during the lamination process rather than after. This allows for changes in the buildup sequence while having more freedom in via placement. This also opens up design possibilities and often simplifies fabrication.
Hunrath’s presentation provides a brief overview of the paste technology (what makes this possible), its manufacturing process, and some stackup examples that include high layer counts, high density interconnects, and the elimination of back drill with improved signal performance. TLPS has been used successfully by OEMs for the last 20 years to improve yields and allow for the mixing of materials in the same multilayer structure.
Figure 21: TLPS paste process overview.
Page 7 of 7Suggested Items
Indium’s Karthik Vijay to Present on Dual Alloy Solder Paste Systems at SMTA’s Electronics in Harsh Environments Conference
05/06/2025 | Indium CorporationIndium Corporation Technical Manager, Europe, Africa, and the Middle East Karthik Vijay will deliver a technical presentation on dual alloy solder paste systems at SMTA’s Electronics in Harsh Environments Conference, May 20-22 in Amsterdam, Netherlands.
SolderKing Achieves the Prestigious King’s Award for Enterprise in International Trade
05/06/2025 | SolderKingSolderKing Assembly Materials Ltd, a leading British manufacturer of high-performance soldering materials and consumables, has been honoured with a King’s Award for Enterprise, one of the UK’s most respected business honours.
Knocking Down the Bone Pile: Gold Mitigation for Class 2 Electronics
05/07/2025 | Nash Bell -- Column: Knocking Down the Bone PileIn electronic assemblies, the integrity of connections between components is paramount for ensuring reliability and performance. Gold embrittlement and dissolution are two critical phenomena that can compromise this integrity. Gold embrittlement occurs when gold diffuses into solder joints or alloys, resulting in mechanical brittleness and an increased susceptibility to cracking. Conversely, gold dissolution involves the melting away of gold into solder or metal matrices, potentially altering the electrical and mechanical properties of the joint.
'Chill Out' with TopLine’s President Martin Hart to Discuss Cold Electronics at SPWG 2025
05/02/2025 | TopLineBraided Solder Columns can withstand the rigors of deep space cold and cryogenic environments, and represent a robust new solution to challenges facing next generation large packages in electronics assembly.
BEST Inc. Reports Record Demand for EZReball BGA Reballing Process
05/01/2025 | BEST Inc.BEST Inc., a leader in electronic component services, is pleased to announce they are experiencing record demand for their EZReball™ BGA reballing process which greatly simplifies the reballing of ball grid array (BGA) and chip scale package (CSP) devices.