-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueShowing Some Constraint
A strong design constraint strategy carefully balances a wide range of electrical and manufacturing trade-offs. This month, we explore the key requirements, common challenges, and best practices behind building an effective constraint strategy.
All About That Route
Most designers favor manual routing, but today's interactive autorouters may be changing designers' minds by allowing users more direct control. In this issue, our expert contributors discuss a variety of manual and autorouting strategies.
Creating the Ideal Data Package
Why is it so difficult to create the ideal data package? Many of these simple errors can be alleviated by paying attention to detail—and knowing what issues to look out for. So, this month, our experts weigh in on the best practices for creating the ideal design data package for your design.
- Articles
- Columns
- Links
- Media kit
||| MENU - design007 Magazine
What Designers Should Know About Test
February 5, 2024 | Andy Shaughnessy, Design007 MagazineEstimated reading time: 2 minutes

Bert Horner, president of The Test Connection, Inc. (TTCI) in Hunt Valley, Maryland, has been helping PCB designers address design-for-test challenges, as well as the need to consider DFT early in the design cycle. I asked him to discuss some of the DFT issues that PCB designers need to be more aware of, and what designers can do to help PCB manufacturers avoid test problems farther down the line. As Bert says, many DFT snafus could be avoided if designers had a better understanding of the actual testing process.
Bert, what are some things that designers need to know about designing for test?
Bert Horner: Of course, test is an integral part of the manufacturing process. Often, designers will design a board that works, but it may only work in a lab or a non-production environment. With DFT, there are really only a couple of key things that you'll need to consider. One is the controllability of parts; you want to be able to disable, control tri-state, and do certain things to have controllability of the card as you're testing areas of the circuitry. You look around at the different control ports, and if you want to utilize things like boundary scan, make sure the five key pins have some kind of access, whether it's going through a header or a bed of nails, where you can access that point to utilize the boundary scan capabilities on the board. Then you’ll have that controllability in utilizing test tools.
Also, be sure to have access to allow for enough power and ground points on the board so you have a balance and you don't have ground bounce. If you're looking at ICT, flying probe, or anything with a bed of nails, you want physical access so you don't have to have the big 0.032" points. Different probing technologies allow you to utilize smaller center-to-center spacings. You can use a through-hole device as a test point on a net; just utilize an unmasked via and call it a test via. Normally on a bed of nails, you don't want to go below 0.018" to .020" in diameter; you want to stay in 0.039", 0.050", 0.075", or 0.100" center-to-center spacing.
When you look at testability, controllability, having enough power and ground points on the board, and then the physical access, you realize that DFT could be setting up your test strategy. I know I will be looking at these bypass caps with AOI, and AOI or testing will be looking at this, so I don’t need to have test points all over that part of that circuitry. If you’re in RF, or even just high-speed digital, you might say, “I can't have test points hanging off that because there are a whole bunch of RCLs hanging off that location.” Well, what can we test, and how do we test that high-speed portion of that board through a black box when not everything is high speed?
To continue reading this conversation, which appeared in the January 2024 issue of Design007 Magazine, click here.
Suggested Items
Meet the Author Podcast: Martyn Gaudion Unpacks the Secrets of High-Speed PCB Design
07/10/2025 | I-Connect007In this special Meet the Author episode of the On the Line with… podcast, Nolan Johnson sits down with Martyn Gaudion, signal integrity expert, managing director of Polar Instruments, and three-time author in I-Connect007’s popular The Printed Circuit Designer’s Guide to... series.
TTCI Joins Printed Circuit Engineering Association to Strengthen Design-to-Test Collaboration and Workforce Development
07/09/2025 | The Test Connection Inc.The Test Connection Inc. (TTCI), a leading provider of electronic test and manufacturing solutions, is proud to announce its membership in the Printed Circuit Engineering Association (PCEA), further expanding the company’s efforts to support cross-functional collaboration, industry standards, and technical education in the printed circuit design and manufacturing community.
Study on Resonance Mitigation in Metallic Shielding for Integrated Circuits
07/08/2025 | Maria Cuesta-Martin, Victor Martinez, Vidal Gonzalez Aguado, Würth ElektronikInherent cavity resonant modes often lead to significant degradation of shielding effectiveness, responsible for unwanted electromagnetic coupling. Cavity resonant modes of the metal shielding enclosure can produce two adverse problems: the mutual coupling among different RF modules and shielding effectiveness reduction of the metal enclosure. The cabinets serve to shield certain components from electromagnetic interference (EMI). However, these cavities present some resonance peaks at 5 GHz, making it impossible to use them at higher frequencies.
The Global Electronics Association Releases IPC-8911: First-Ever Conductive Yarn Standard for E-Textile Application
07/02/2025 | Global Electronics AssociationThe Global Electronics Association announces the release of IPC-8911, Requirements for Conductive Yarns for E-Textiles Applications. This first-of-its-kind global standard establishes a clear framework for classifying, designating, and qualifying conductive yarns—helping to address longstanding challenges in supply chain communication, product testing, and material selection within the growing e-textiles industry.
Magnalytix and Foresite to Host Technical Webinar on SIR Testing and Functional Reliability
06/26/2025 | MAGNALYTIXMagnalytix, in collaboration with Foresite Inc., is pleased to announce an upcoming one-hour Webinar Workshop titled “Comparing SIR IPC B-52 to Umpire 41 Functional & SIR Test Method.” This session will be held on July 24, 2025, and is open to professionals in electronics manufacturing, reliability engineering, and process development seeking insights into new testing standards for climatic reliability.