-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueMechatronics
Our expert contributors discuss the advent of mechatronics in PCB design, the challenges and opportunities this creates for circuit board designers, and the benefits—to the employee and the company—of becoming a mechatronics engineer.
Creating a Culture of Collaboration
PCB designers could learn quite a bit from NASA and the private companies that develop spacecraft: Every one of these vehicles is a testament to the value of collaboration among disparate stakeholders. Without a collaborative culture, the rocket might never get off the ground.
Breaking High-speed Material Constraints
Do you need specialty materials for your high-speed designs? Maybe not. Improvements in resins mean designers of high-speed boards can sometimes use traditional laminate systems. Learn more in this issue.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
What Designers Should Know About Test
February 5, 2024 | Andy Shaughnessy, Design007 MagazineEstimated reading time: 2 minutes
![](https://iconnect007.com/application/files/3216/9086/3546/Bert_Horner_300.jpg)
Bert Horner, president of The Test Connection, Inc. (TTCI) in Hunt Valley, Maryland, has been helping PCB designers address design-for-test challenges, as well as the need to consider DFT early in the design cycle. I asked him to discuss some of the DFT issues that PCB designers need to be more aware of, and what designers can do to help PCB manufacturers avoid test problems farther down the line. As Bert says, many DFT snafus could be avoided if designers had a better understanding of the actual testing process.
Bert, what are some things that designers need to know about designing for test?
Bert Horner: Of course, test is an integral part of the manufacturing process. Often, designers will design a board that works, but it may only work in a lab or a non-production environment. With DFT, there are really only a couple of key things that you'll need to consider. One is the controllability of parts; you want to be able to disable, control tri-state, and do certain things to have controllability of the card as you're testing areas of the circuitry. You look around at the different control ports, and if you want to utilize things like boundary scan, make sure the five key pins have some kind of access, whether it's going through a header or a bed of nails, where you can access that point to utilize the boundary scan capabilities on the board. Then you’ll have that controllability in utilizing test tools.
Also, be sure to have access to allow for enough power and ground points on the board so you have a balance and you don't have ground bounce. If you're looking at ICT, flying probe, or anything with a bed of nails, you want physical access so you don't have to have the big 0.032" points. Different probing technologies allow you to utilize smaller center-to-center spacings. You can use a through-hole device as a test point on a net; just utilize an unmasked via and call it a test via. Normally on a bed of nails, you don't want to go below 0.018" to .020" in diameter; you want to stay in 0.039", 0.050", 0.075", or 0.100" center-to-center spacing.
When you look at testability, controllability, having enough power and ground points on the board, and then the physical access, you realize that DFT could be setting up your test strategy. I know I will be looking at these bypass caps with AOI, and AOI or testing will be looking at this, so I don’t need to have test points all over that part of that circuitry. If you’re in RF, or even just high-speed digital, you might say, “I can't have test points hanging off that because there are a whole bunch of RCLs hanging off that location.” Well, what can we test, and how do we test that high-speed portion of that board through a black box when not everything is high speed?
To continue reading this conversation, which appeared in the January 2024 issue of Design007 Magazine, click here.
Suggested Items
iNEMI Packaging Tech Topic Series: Damage-Free Rapid Electron Beam Testing for Advanced Packaging
07/24/2024 | iNEMITesting issues are limiting chip makers’ ability to create larger SOCs (system-on-chip). The scan field dimensions of EUV (extreme ultraviolet light) and NA (numerical aperture) EUV, which are typically used for testing, are too small.
TRI Brings High-Speed Line Inspection at the SMTA Guadalajara 2024
07/24/2024 | TRITest Research, Inc. (TRI) will join the SMTA Guadalajara Expo 2024 to showcase our award-winning Inspection solutions for the SMT industry. Visit booth #1018 at the SMTA Expo Guadalajara from September 11 to 12, 2024, to experience the latest test and inspection innovations for the Electronics Manufacturing Industry.
BOOK EXCERPT: The Printed Circuit Assembler’s Guide to... Encapsulating Sustainability for Electronics, Chapter 3
07/24/2024 | I-Connect007 Editorial TeamThis chapter provides an in-depth analysis of general-purpose and specialist encapsulation resins for electronic applications. Also covered are properties, testing methods, suitability for harsh environments, and thermal management of high-power density electronic devices.
Keysight, University of Malaga’s MobileNet Join Forces to Accelerate Open RAN Development with RAN Intelligent Controller Testing
07/23/2024 | BUSINESS WIREKeysight Technologies, Inc. announces that the University of Malaga, specifically the MobileNet: Mobile & Aerospace Networks Lab within the Telecommunications Institute (TELMA), has selected its RAN Intelligent Controller Test Solutions (RICtest).
Koh Young to Host SMTA Atlanta Chapter Technical Meeting on State-of-the-Art Test Techniques Presented by Vaughan Carlson from VALUE Engrafting
07/23/2024 | Koh YoungKoh Young, the industry leader in True3D™ measurement-based inspection solutions and proud SMTA corporate sponsor, is excited to announce that it will host the next Atlanta Chapter technical meeting at its Americas Headquarters in Duluth, Georgia.