Connect the Dots: Stop Killing Your Yield—The Hidden Cost of Design Oversights
Global PCB Connections: A Field Engineer’s Perspective on the Top 10 Trends to Watch
Target Condition: Designing vs. Inventing
Design Community Town Hall Review
April 11, 2024 | Kelly Dack, CID+, EPTACEstimated reading time: 2 minutes
There’s been a lot of work going on at IPC related to PCB design training and education. This week, many new members of IPC’s design groups met up in person at IPC APEX EXPO.
The Design Community Town Hall took place on the afternoon of April 10, 2024. I was fortunate to attend this event, which marked an opportunity for members of some newly found design groups to get together and exchange ideas. Peter Tranitz, senior director of solutions for IPC, opened the session with a slide presentation introducing these new groups and members within the solutions department.
The Design Leadership Council includes 14 members:
Steve Watt (Zuken), Steven Roy (Optimum Design Associates), Dale Lee (Plexus), Pietro Vergine (Leading Edge), Savita Ganjigatti (Sienna ECAD Technologies), Thomas Romant (IPC Designers Council France), Ellefen Jiang (NCAB), Kevin Kusiak (Lockheed Martin), Susan Kayesar (Siemens), Jesus Castane (MBDA), John Watson (Altium), Igor Bulavitchi (Flex), Flayover Guo, and Huseyin Ariac.
The Global IPC Internal Design Team (GIDT) includes 16 members:
Matt Kelly (Sponsor), Mike Milostan (Marketing), Barry Matties (I-Connect007), Andy Shaughnessy (I-Connect007), Carlos Plaza (Education), Teresa Rowe (Standards), Kelly Scanlon (Sustainability), John Perry (Standards), Peter Tranitz (Initiative Coordinator), Patrick Crawford (Standards), Francisco Fourcade (Standards), Andres Ojalill (Standards), Kris Moyer (Education), Lorena Villanueva (Mexico), Shine Yang (China/Asia), and Saurabh Saxena (India).
These new groups are poised to tackle a variety of challenges as IPC pivots to fill gaps in the design and manufacturing knowledge pool due to the ongoing retirement of our senior subject matter experts.
Tranitz then extended “kudos” to these group members. He emphasized that their “1,000 years of combined knowledge” will come in handy as the groups work and collaborate going forward. He emphasized the need to address critically needed updates in educational training programs as well as design and manufacturing standards and guidelines.
The second half of the meeting included a panel discussion moderated by Susan Kayesar, product manager for PCBflow at Siemens. The panel focused on some soon-to-be published white papers on several key design topics involving CAD data, DFM and stakeholder usage and accessibility. The event wrapped up with a rousing Q&A session. PCB designers and design engineers in the audience were not shy about sharing their opinions.
If you’re a subject matter expert on PCB design, consider getting involved with IPC’s design teams. They will welcome you with open arms, and you’ll probably learn something along the way.
Share on:
Suggested Items
Bridging the Gap Between PCB Designers and Fabricators
04/03/2025 | Stephen V. Chavez, Siemens EDAWith today’s advanced EDA tools, designing complex PCBs in the virtual world does not necessarily mean they can be built in the real world. This makes the relationship between a PCB designer and a fabricator pivotal to the success of a project. In keeping with solid design for manufacturing (DFM) practices, clear and frequent communication is needed to dial and lock in design constraints that meet expectations while addressing manufacturing concerns.
IPC APEX EXPO Newcomer: Faith DeSaulnier of TTM Technologies
04/03/2025 | I-Connect007 Editorial TeamDuring the Newcomer’s Welcome Reception at IPC APEX EXPO, the I-Connect Editorial Team spoke with several first-time attendees. The following is our interview with Faith DeSaulnier, a process engineer based at TTM Technologies’ facility in Forest Grove, Oregon.
Ansys Semiconductor Solutions Certified by TSMC for Reliable, Accurate Analysis of Evolving Chip Designs
04/03/2025 | PRNewswireAnsys announced that PathFinder-SC is certified as a new ESD analysis solution for customers designing with TSMC's N2 silicon process technology. PathFinder-SC delivers a novel verification solution that provides superior capacity and performance, easily accommodating large designs in the cloud.
Real Time with... IPC APEX EXPO 2025: Insights into PCB Design and Manufacturing with Polar Instruments
04/03/2025 | Real Time with...IPC APEX EXPOErik Bateham discusses Polar's latest book, which enhances insights for PCB designers and manufacturers. The book, The Designer's Guide to... More Secrets of High-Speed PCBs, features a guest chapter on 2D via design modeling. Erik highlights the industry's shift towards UHDI and the challenges in measuring at micron levels.
Connect the Dots: Stop Killing Your Yield—The Hidden Cost of Design Oversights
04/03/2025 | Matt Stevenson -- Column: Connect the DotsI’ve been in this industry long enough to recognize red flags in PCB designs. When designers send over PCBs that look great on the computer screen but have hidden flaws, it can lead to manufacturing problems. I have seen this happen too often: manufacturing delays, yield losses, and designers asking, “Why didn’t anyone tell me sooner?” Here’s the thing: Minor design improvements can greatly impact manufacturing yield, and design oversights can lead to expensive bottlenecks. Here’s how to find the hidden flaws in a design and avoid disaster.