Global PCB Connections: A Field Engineer’s Perspective on the Top 10 Trends to Watch
Target Condition: Designing vs. Inventing
Dana on Data: The Missing AI-NPI Link
BOOK EXCERPT: The Printed Circuit Designer’s Guide to... DFM Essentials, Chapter 2
November 14, 2024 | I-Connect007 Editorial TeamEstimated reading time: 1 minute
The Printed Circuit Designer’s Guide to... DFM Essentials
by Anaya Vardya, American Standard Circuits / ASC Sunstone Circuits
Chapter 2: Panelization
Panelization is the process of placing one or more PCBs on a manufacturing panel and incorporating features to assist manufacturing (such as tooling holes, fiducials, coupons, panel thieving, etc.). Panelization is one of the highest impact factors in the cost of a PCB.
The panel area available for circuit boards plus coupons is known as the usable area (Figure 2.1). Test coupons are added by the fabricator to the perimeter of the manufacturing panel outside the usable area. The number and type of coupons are based on the specs that the PCBs are being built to and requirements for controlled impedance. Coupons may sometimes further reduce the amount of a PCB panel that is available for the circuit boards. This is defined by the fabricator as required perimeter for coupons. This is typically about 1 inch or 25.4 mm and is a fixed area based on panel size. Panel utilization is measured as a percentage, defined by the total area for PCBs divided by the total panel area.
Cost-effective material utilization is defined by a target panel with greater than 75% panel utilization. Raw laminate is one of the primary cost constituents of a multilayer PCB. Optimizing panel structures around standard base materials while achieving maximum material utilization on one of the standard panel sizes can have a significant impact on multilayer board prices and deliveries. The three most preferred sizes in North America are 12x18 inches, 18x24 inches and 21x24 inches, with 18x24 inches being the most common. For special applications, other panel sizes can be provided. In Asia, typically the shops will process custom panel sizes in order to maximize utilization. The most effective cost per unit area processed is usually found with a larger panel size.
Visit the I-Connect007 library to continue reading The Printed Circuit Designer’s Guide to DFM Essentials.
Share on:
Suggested Items
LG Display’s Guangzhou LCD Plant Officially Transferred to CSOT, Boosting Its Share of Large-Generation LCD Capacity to 22.9%
04/01/2025 | TrendForceLG Display’s Guangzhou Gen 8.5 LCD line was officially transferred to CSOT today (April 1st) and renamed “T11”.
Real Time with... IPC APEX EXPO 2025: LPKF's Advancements in Laser Depaneling Technology
03/25/2025 | Real Time with...IPC APEX EXPOIn this recent interview, Jake Benz from LPKF Laser and Electronics discusses advancements in laser depaneling technology, focusing on speed and quality. He highlights the previous negative reputation of laser depaneling and shares insights from nearly two decades of experience. As customer needs evolve, traditional companies are exploring laser technology.
Calling All Designers: The Latest Design Technology and AI
03/20/2025 | Andy Shaughnessy, Design007 MagazineAdvanced design technology and AI were in the spotlight at the annual Design Town Hall, held March 19 during IPC APEX EXPO 2025. Speakers included IPC’s Peter Tranitz, Matt Kelly, Devan Iyer, as well as a panel on the use of AI in PCB design moderated by Susan Kayesar of Siemens.
DARPA Seeks Innovators to Create Revolutionary Tech for National Security
03/17/2025 | DARPADARPA’s Defense Sciences Office (DSO) is hosting Discover DSO Day (D3) in Chicago, April 23-24. The objective of the event is to connect DSO with the science and technology community in the Midwest to help generate world-leading technologies and capabilities for U.S. national security, which is critical to the Office’s mission of creating and preventing scientific surprise.
INEMI Launches Study of AOI Inspection for Fine Pitch Substrates Seeking Industry Participation
03/11/2025 | iNEMIThe fine lines and spaces of increasingly popular heterogeneous SiP packages, coupled with larger panel sizes and more substrate layers, demand increased capabilities from automated optical inspection (AOI) equipment to accurately detect, characterize and reject true defects without over-rejections.