Fresh PCB Concepts: PCB Design Essentials for Electric Vehicle Charging
Elementary, Mr. Watson: Rules of Thumb—Guidelines vs. Principles for PCB Design
Beyond Design: High-speed Rules of Thumb
ZESTRON South Asia releases whitepaper – Impact of Cleaning Technology on Discrete Packaging - The Difference in Wire Bonding Yield
December 2, 2024 | ZESTRONEstimated reading time: 1 minute
ZESTRON, the global leading provider of high precision cleaning products, services, and training solutions in the electronics manufacturing and semiconductor industries, is pleased to release the whitepaper “Impact of Cleaning Technology on Discrete Packaging - The Difference in Wire Bonding Yield”
Whitepaper Abstract:
Lead frame packages are commonly used in semiconductor package fabrication, where interconnections between the integrated circuits (IC) and the metal leads are typically established through die attach and wire bonding processes. Standard materials like epoxies, adhesives, or solder pastes are most often used in the die attach process. However, it is critical to remove any flux residues left behind after soldering before proceeding with wire bonding and molding to ensure maximum yield in packages that use solder paste for die attachment. One of the most widely used cleaning agents to remove flux residues is isopropyl alcohol (IPA). While IPA is commonly used as a general cleaner in the electronics industry, it is not the most effective solution for flux removal.
Semiconductor package manufacturers produce millions of units daily and therefore, a small improvement in the wire bonding yield can significantly impact production efficiency and the overall product costs.
One such OEM was producing lead frame packages and using IPA (Isopropyl alcohol) in the ultrasonic cleaning process. However, their process resulted in a wire bonding yield of only 98%, measured after the molding and deflashing processes. This indicated significant motivation to improve the cleaning process and the wire bonding yield.
A Design of Experiment (DOE) was developed to assess alternative cleaning agents and process equipment, aiming to optimize the cleaning process and to be evaluated based on the improvement in wire bonding yield. Process qualification was conducted through a pull test according to the MIL-STD-883E method 2011.7. Throughout the DOE process iterations, process improvements were identified through visual inspection, pull and shear testing as well as overall yield measurement from the wire bonding process.
Share on:
Suggested Items
IPC Announces Two New Courses to Enhance Electronics Manufacturing Excellence
12/03/2024 | IPCIPC is excited to announce the launch of two new courses designed to optimize electronics manufacturing processes: "Ensuring Excellence: IPC-J-STD-001 Process Optimization" and "Ensuring Excellence: IPC-A-610 Process Optimization."
QinetiQ US Awarded $42M Task Order to Support U.S. Army Advanced Sensor Processing and Imaging Technologies
12/02/2024 | QinetiQQinetiQ US has been awarded a four-year, $42 million task order to support the U.S. Army Combat Capabilities Development Command (DEVCOM) C5ISR Center's Research & Technology Integration (RTI) Directorate.
Siemens’ Solido SPICE Now Certified for Multiple Leading-edge Samsung Foundry Processes
11/27/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software announced that its continued collaboration with longtime customer Samsung Foundry has established a host of new certifications for its recently introduced Solido™ SPICE software, which supports the verification of next-generation analog, mixed-signal, RF, memory, library IP and 3D-IC semiconductor designs.
At Schneider Electric, Future of MES/MOM Lies in the Cloud
11/26/2024 | Schneider ElectricSchneider Electric’s mission is to be the trusted partner for sustainability and efficiency. The company is helping customers across industries unlock efficiency, productivity, and resilience through digital transformation. Schneider Electric is also accelerating its own digital transformation across production facilities.
HPC Customer Engages Sondrel for High End Chip Design
11/25/2024 | SondrelSondrel, a leading provider of ultra-complex custom chips, has announced that it has started front end, RTL design and verification work on a high-performance computing (HPC) chip project for a major new customer.