-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueThe Hole Truth: Via Integrity in an HDI World
From the drilled hole to registration across multiple sequential lamination cycles, to the quality of your copper plating, via reliability in an HDI world is becoming an ever-greater challenge. This month we look at “The Hole Truth,” from creating the “perfect” via to how you can assure via quality and reliability, the first time, every time.
In Pursuit of Perfection: Defect Reduction
For bare PCB board fabrication, defect reduction is a critical aspect of a company's bottom line profitability. In this issue, we examine how imaging, etching, and plating processes can provide information and insight into reducing defects and increasing yields.
Voices of the Industry
We take the pulse of the PCB industry by sharing insights from leading fabricators and suppliers in this month's issue. We've gathered their thoughts on the new U.S. administration, spending, the war in Ukraine, and their most pressing needs. It’s an eye-opening and enlightening look behind the curtain.
- Articles
- Columns
- Links
- Media kit
||| MENU - pcb007 Magazine
Estimated reading time: 1 minute

Contact Columnist Form
Connecting the Dots: The CAD Library, Part 2
Padstacks
When we left off last month, we were using the simple example of a capacitor connected to vias, which are the plated holes that connect conductive layers together. Let’s take a quick look at plated holes, because they can also be stored as library parts.
Holes of various diameters will be needed for vias. Vias will be used for circuit board mounting holes, for leaded components and for SMT components that require holes for alignment pins or for additional mechanical support.
The elements for a plated hole are created using the same method as the surface mount capacitor in the previous example, with the addition of a drilled-hole definition. We won’t need anything on the silkscreen layers, but we will need an opening in the top and bottom solder mask layers. We also need a conductive shape for the surface layers, usually round instead of rectangular, and we may also need round pads on the internal signal layers.
You may prefer different diameters on different layers, an approach that most CAD systems support. Plane layers are treated differently than signal layers, because if the plated hole is connected to the plane we will often use a shape that will provide thermal relief (we’ll cover thermal relief later), but if it is not connected to the plane we need to add a clearance diameter. As vias or other plated hole types are used in the design, the CAD software will assign connection or clearance shapes automatically, as needed.
Read the full column here.Editor's Note: This column originally appeared in the August 2013 issue of The PCB Design Magazine.
More Columns from Various Archived Columns
Slash Sheet Chaos: Is What You See, What You Get?Moisture in Materials: Avoiding Process Gremlins
Material Witness: Beat the Heat--A Non-Math Intro to Thermal Properties
Material Witness: Considerations in Using TC Materials for PWBs
Material Witness: Are Your Materials Up to the Challenge?
Material Witness: Thermal Oxidation of Materials, Part I
Material Witness: Thermal Oxidation of Materials, Part II
Material Witness: R.I.P. Speedboard C