-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueCreating the Ideal Data Package
Why is it so difficult to create the ideal data package? Many of these simple errors can be alleviated by paying attention to detail—and knowing what issues to look out for. So, this month, our experts weigh in on the best practices for creating the ideal design data package for your design.
Designing Through the Noise
Our experts discuss the constantly evolving world of RF design, including the many tradeoffs, material considerations, and design tips and techniques that designers and design engineers need to know to succeed in this high-frequency realm.
Learning to Speak ‘Fab’
Our expert contributors clear up many of the miscommunication problems between PCB designers and their fab and assembly stakeholders. As you will see, a little extra planning early in the design cycle can go a long way toward maintaining open lines of communication with the fab and assembly folks.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
SiSoft and MathWorks Present Design Flow to Create AMI Models from SerDes Design Data
January 21, 2016 | SiSoftEstimated reading time: 2 minutes
Signal Integrity Software Inc. (SiSoft) and MathWorks will present the technical paper, “Two for One: Leveraging SerDes Flows for AMI Model Development,” today at DesignCon 2016 in Santa Clara. This paper presents a process that lets SerDes designers directly leverage models created during the SerDes design process to create IBIS-AMI simulation models. AMI models can then be provided to customers much earlier in the SerDes lifecycle, allowing feedback on applicability for customer applications while there is still time to adapt the actual design.
“AMI model development typically occurs only after the SerDes design has been finalized,” noted Barry Katz, SiSoft’s President and CTO. “AMI models are also generally created by a different group, so some knowledge of the original design intent gets lost in translation. This flow lets SerDes engineering create AMI quickly and efficiently. Reusing SerDes design models for AMI development has been a longstanding, but previously unattainable goal for many design teams.”
The flow being presented allows mixed Simulink/MATLAB models to be used for AMI model creation. The user identifies the variable parameters to be exposed in the AMI model, with the process creating the resulting C++ and AMI model wrapper code automatically. The flow uses a closed loop process to compare the behavior of Simulink/MATLAB models with their compiled AMI counterparts to ensure that the resulting AMI models correctly reflect the design’s intended behavior.
“Working with SiSoft allowed us to validate the quality of the generated models,” said Corey Mathis, Industry Marketing Manager for MathWorks. “Our customers wanted to ensure that the compiled AMI models provided the same results as their Simulink simulations, and the flow we created with SiSoft verifies that.”
SiSoft will be exhibiting at Booth 935 during DesignCon 2016. DesignCon 2016 is happening January 19-21, 2016 at the Santa Clara Convention Center.
About SiSoft
SiSoft collaborates with customers and their suppliers to develop innovative solutions to the world’s toughest high-speed design problems. SiSoft accelerates design cycles through a combination of award-winning EDA simulation software, methodology training and support services. Quantum Channel Designer (QCD) is the Industry’s Premier IBIS-AMI Simulator for the design and analysis of Multi-Gigabit serial links and a DesignVision Award Winner. Quantum-SI (QSI) is the leading solution for integrated signal integrity, timing and crosstalk analysis of high-speed parallel interfaces. SiSoft’s products automate comprehensive pre- and post-route analysis of high speed interfaces, detailing a design’s operating voltage and timing margins. More information on SiSoft can be found at www.sisoft.com.
About DesignCon
DesignCon, produced by UBM Canon, is the world's premier conference for chip, board and systems design engineers in the high-speed communications and semiconductor communities. DesignCon, created by engineers for engineers, takes place annually in Silicon Valley and remains the largest gathering of chip, board and systems designers in the country. This four-day technical conference and expo combines technical paper sessions, tutorials, industry panels, product demos and exhibits from the industry's leading experts and solutions providers.
Suggested Items
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
05/09/2025 | Andy Shaughnessy, Design007 MagazineTrade show season is wrapping up as we head into summer. Where has the time gone? I hope you all get the chance to take a vacation this year, because I know you’ve earned one. Speaking of which, when was my last vacay? If I can’t remember, it’s probably time for one. It’s been a busy week in electronics, with fallout from the back-and-forth on tariffs taking up most of the oxygen in the room. We have quite an assortment of articles and columns for you in this installment of Must-Reads. See you next time.
Imec Coordinates EU Chips Design Platform
05/09/2025 | ImecA consortium of 12 European partners, coordinated by imec, has been selected in the framework of the European Chips Act to develop the EU Chips Design Platform.
New Issue of Design007 Magazine: Are Your Data Packages Less Than Ideal?
05/09/2025 | I-Connect007 Editorial TeamWhy is it so difficult to create the ideal data package? Many of these simple errors can be alleviated by paying attention to detail—and knowing what issues to look out for. So, this month, our experts weigh in on the best practices for creating the ideal data package for your design.
RF PCB Design Tips and Tricks
05/08/2025 | Cherie Litson, EPTAC MIT CID/CID+There are many great books, videos, and information online about designing PCBs for RF circuits. A few of my favorite RF sources are Hans Rosenberg, Stephen Chavez, and Rick Hartley, but there are many more. These PCB design engineers have a very good perspective on what it takes to take an RF design from schematic concept to PCB layout.
Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems
05/08/2025 | Cadence Design SystemsAt its annual flagship user event, CadenceLIVE Silicon Valley 2025, Cadence announced a major expansion of its Cadence® Millennium™ Enterprise Platform with the introduction of the new Millennium M2000 Supercomputer featuring NVIDIA Blackwell systems, which delivers AI-accelerated simulation at unprecedented speed and scale across engineering and drug design workloads.