-
-
News
News Highlights
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLearning to Speak ‘Fab’
Our expert contributors clear up many of the miscommunication problems between PCB designers and their fab and assembly stakeholders. As you will see, a little extra planning early in the design cycle can go a long way toward maintaining open lines of communication with the fab and assembly folks.
Training New Designers
Where will we find the next generation of PCB designers and design engineers? Once we locate them, how will we train and educate them? What will PCB designers of the future need to master to deal with tomorrow’s technology?
The Designer of the Future
Our expert contributors peer into their crystal balls and offer their thoughts on the designers and design engineers of tomorrow, and what their jobs will look like.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
SiSoft and MathWorks Present Design Flow to Create AMI Models from SerDes Design Data
January 21, 2016 | SiSoftEstimated reading time: 2 minutes
Signal Integrity Software Inc. (SiSoft) and MathWorks will present the technical paper, “Two for One: Leveraging SerDes Flows for AMI Model Development,” today at DesignCon 2016 in Santa Clara. This paper presents a process that lets SerDes designers directly leverage models created during the SerDes design process to create IBIS-AMI simulation models. AMI models can then be provided to customers much earlier in the SerDes lifecycle, allowing feedback on applicability for customer applications while there is still time to adapt the actual design.
“AMI model development typically occurs only after the SerDes design has been finalized,” noted Barry Katz, SiSoft’s President and CTO. “AMI models are also generally created by a different group, so some knowledge of the original design intent gets lost in translation. This flow lets SerDes engineering create AMI quickly and efficiently. Reusing SerDes design models for AMI development has been a longstanding, but previously unattainable goal for many design teams.”
The flow being presented allows mixed Simulink/MATLAB models to be used for AMI model creation. The user identifies the variable parameters to be exposed in the AMI model, with the process creating the resulting C++ and AMI model wrapper code automatically. The flow uses a closed loop process to compare the behavior of Simulink/MATLAB models with their compiled AMI counterparts to ensure that the resulting AMI models correctly reflect the design’s intended behavior.
“Working with SiSoft allowed us to validate the quality of the generated models,” said Corey Mathis, Industry Marketing Manager for MathWorks. “Our customers wanted to ensure that the compiled AMI models provided the same results as their Simulink simulations, and the flow we created with SiSoft verifies that.”
SiSoft will be exhibiting at Booth 935 during DesignCon 2016. DesignCon 2016 is happening January 19-21, 2016 at the Santa Clara Convention Center.
About SiSoft
SiSoft collaborates with customers and their suppliers to develop innovative solutions to the world’s toughest high-speed design problems. SiSoft accelerates design cycles through a combination of award-winning EDA simulation software, methodology training and support services. Quantum Channel Designer (QCD) is the Industry’s Premier IBIS-AMI Simulator for the design and analysis of Multi-Gigabit serial links and a DesignVision Award Winner. Quantum-SI (QSI) is the leading solution for integrated signal integrity, timing and crosstalk analysis of high-speed parallel interfaces. SiSoft’s products automate comprehensive pre- and post-route analysis of high speed interfaces, detailing a design’s operating voltage and timing margins. More information on SiSoft can be found at www.sisoft.com.
About DesignCon
DesignCon, produced by UBM Canon, is the world's premier conference for chip, board and systems design engineers in the high-speed communications and semiconductor communities. DesignCon, created by engineers for engineers, takes place annually in Silicon Valley and remains the largest gathering of chip, board and systems designers in the country. This four-day technical conference and expo combines technical paper sessions, tutorials, industry panels, product demos and exhibits from the industry's leading experts and solutions providers.
Suggested Items
Würth Elektronik Now an Infineon ‘Preferred Partner’
03/13/2025 | Wurth Elektronik eiSosWürth Elektronik, one of the leading manufacturers of electronic and electromechanical components, is broadening its collaboration with semiconductor manufacturers.
Elementary Mr. Watson: Ensuring a Smooth Handoff From PCB Design to Fabrication
03/13/2025 | John Watson -- Column: Elementary, Mr. WatsonAt the 2020 Tokyo Summer Olympics, the U.S. men's 4x100-meter relay team had high hopes of winning a medal. The team comprised some of the fastest sprinters in the world, but something went wrong. In a relay, four runners must smoothly pass their baton to the next runner inside a zone on the track. If a runner drops the baton or it’s passed outside the zone, the team risks disqualification. The U.S. team’s pass between the second and third runner was messy, slowing them down. By the time the last runner received the baton, the team had lost too much time. They finished sixth in their heat and didn’t qualify for the final.
Ventec International Group Announce Launch of VT-47LT IPC4101 /126 Prepreg for HDI
03/12/2025 | Ventec International GroupVentec International Group announce launch of VT-47LT IPC4101 / 126 Prepreg. Are Microvia Failures Plaguing Your HDI Any Layer Designs? High-density interconnect (HDI) designs are pushing the envelope - higher layer count HDI relies on complex microvia designs: skip vias, staggered microvias, and stacked microvias in sequential laminations.
TI Introduces the World's Smallest MCU, Enabling Innovation in the Tiniest of Applications
03/12/2025 | PRNewswireTexas Instruments (TI) introduced the world's smallest MCU, expanding its comprehensive Arm® Cortex®-M0+ MSPM0 MCU portfolio. Measuring only 1.38mm2, about the size of a black pepper flake, the wafer chip-scale package (WCSP) for the MSPM0C1104 MCU enables designers to optimize board space in applications such as medical wearables and personal electronics, without compromising performance.
Speaking the Same Language as Your Fabricator
03/12/2025 | Andy Shaughnessy, Design007 MagazineWe do indeed have a failure to communicate; designers and fabricators often seem to be talking past each other, which can lead to jobs being put on hold. We asked Jen Kolar, VP of engineering for Monsoon Solutions, and columnist Kelly Dack to share their thoughts on ways that we can break down the communication barrier between design and fabrication. As they point out, a design kickoff checklist and a solid review process can be invaluable tools in a designer’s toolbox.