-
-
News
News Highlights
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLearning to Speak ‘Fab’
Our expert contributors clear up many of the miscommunication problems between PCB designers and their fab and assembly stakeholders. As you will see, a little extra planning early in the design cycle can go a long way toward maintaining open lines of communication with the fab and assembly folks.
Training New Designers
Where will we find the next generation of PCB designers and design engineers? Once we locate them, how will we train and educate them? What will PCB designers of the future need to master to deal with tomorrow’s technology?
The Designer of the Future
Our expert contributors peer into their crystal balls and offer their thoughts on the designers and design engineers of tomorrow, and what their jobs will look like.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
Ucamco Seeks Comments on Adding Netlists to Gerber
August 10, 2016 | Karel Tavernier, UcamcoEstimated reading time: 2 minutes
At Ucamco, we are dedicated to excellence in everything that we do. That includes our decades-long stewardship of Gerber, the de-facto standard image format for PCB design: our ongoing work on Gerber ensures that this free, open format keeps abreast of, and indeed drives, beneficial developments in PCB design and engineering.
Once again, we welcome your input on our latest proposal, which is to include the CAD netlist in Gerber. Our principal aim in doing so is to make life easier for electronics design, manufacturing and assembly professionals by facilitating clear, unequivocal communications prior to production. Before this goes live, we ask you to read the proposed new draft specification and share your comments and constructive criticism with us.
Further reading
In the new proposal, new X2 object attributes allow the inclusion of CAD netlists in Gerber fabrication data. These enable the following:
- The component reference designator, pin number and net name – a row in the CAD netlist - can be attached to the component pads in the Gerber file.
- The netlist can be attached to any conducting object.
- The component reference can be attached to any object, so it is now possible, for example, to identify all the legend objects belonging to a given component.
The goal of the Gerber netlist is to facilitate upfront communication between the different parties involved in design, assembly and automation.
To this end, and for example:
- A CAD netlist attached to pads defines the position and orientation of external components, which is essential for assembly and for complete board display.
- By using netlist names, even simple viewers can display netlists without the need for special algorithms to compute connectivity.
- The netlist provides a powerful redundancy check during CAM input, reducing the probability of image errors to virtually zero.
We have taken great care to make this new capability complete yet simple and straightforward in its implementation and adoption. True to the Gerber hallmark of simplicity and power, there are no needless bells and whistles.
The new capability is fully compatible with existing and legacy applications and files as the new attributes do not affect the image. Furthermore, the CAD netlist information and attributes are not mandatory, so if they are not needed to process a Gerber file, they can be skipped and the file remains valid. While these attributes provide very useful fabrication data, it is not necessary to expend any development effort to include them in design and manufacturing processes if they are not seen as bringing any benefit to a particular application.
This proposed new development overlaps to some degree with the venerable IPC-D-356 format, but the design goal is completely different. The 356 format aims to provide a data input method for bare board electrical test. Gerber netlist, rather than to drive testers, aims to facilitate upfront communication, prior to manufacturing proper. Accordingly, it does not contain the adjacency list, fiducials, and other information needed for electrical test. The advantages of the Gerber netlist lie precisely within this limitation as it is easier to understand and implement than 356.
Our sincere thanks go to Jean-Pierre Charras for his insightful comments which contributed so much to this draft.
We are publishing this draft specification to allow the Gerber user community to review and comment on the new feature before it is cast in concrete. To review the specification, click here. To share your comments and constructive criticism, click here.
Thank you,
Karel Tavernier
Managing Director
Ucamco
Suggested Items
Würth Elektronik Now an Infineon ‘Preferred Partner’
03/13/2025 | Wurth Elektronik eiSosWürth Elektronik, one of the leading manufacturers of electronic and electromechanical components, is broadening its collaboration with semiconductor manufacturers.
Elementary Mr. Watson: Ensuring a Smooth Handoff From PCB Design to Fabrication
03/13/2025 | John Watson -- Column: Elementary, Mr. WatsonAt the 2020 Tokyo Summer Olympics, the U.S. men's 4x100-meter relay team had high hopes of winning a medal. The team comprised some of the fastest sprinters in the world, but something went wrong. In a relay, four runners must smoothly pass their baton to the next runner inside a zone on the track. If a runner drops the baton or it’s passed outside the zone, the team risks disqualification. The U.S. team’s pass between the second and third runner was messy, slowing them down. By the time the last runner received the baton, the team had lost too much time. They finished sixth in their heat and didn’t qualify for the final.
Ventec International Group Announce Launch of VT-47LT IPC4101 /126 Prepreg for HDI
03/12/2025 | Ventec International GroupVentec International Group announce launch of VT-47LT IPC4101 / 126 Prepreg. Are Microvia Failures Plaguing Your HDI Any Layer Designs? High-density interconnect (HDI) designs are pushing the envelope - higher layer count HDI relies on complex microvia designs: skip vias, staggered microvias, and stacked microvias in sequential laminations.
TI Introduces the World's Smallest MCU, Enabling Innovation in the Tiniest of Applications
03/12/2025 | PRNewswireTexas Instruments (TI) introduced the world's smallest MCU, expanding its comprehensive Arm® Cortex®-M0+ MSPM0 MCU portfolio. Measuring only 1.38mm2, about the size of a black pepper flake, the wafer chip-scale package (WCSP) for the MSPM0C1104 MCU enables designers to optimize board space in applications such as medical wearables and personal electronics, without compromising performance.
Speaking the Same Language as Your Fabricator
03/12/2025 | Andy Shaughnessy, Design007 MagazineWe do indeed have a failure to communicate; designers and fabricators often seem to be talking past each other, which can lead to jobs being put on hold. We asked Jen Kolar, VP of engineering for Monsoon Solutions, and columnist Kelly Dack to share their thoughts on ways that we can break down the communication barrier between design and fabrication. As they point out, a design kickoff checklist and a solid review process can be invaluable tools in a designer’s toolbox.