Elementary Mr. Watson: Ensuring a Smooth Handoff From PCB Design to Fabrication
The Shaughnessy Report: Breaking Down the Language Barrier
Connect the Dots: Designing for Reality—Routing, Final Fab, and QC
New EMA Constraint Manager for OrCAD Brings True Collaboration to the Design Process
September 12, 2017 | EMA Design AutomationEstimated reading time: 2 minutes
EMA Design Automation today announced the release of EMA Constraint Manager for OrCAD to ensure design intent is communicated and adhered to during PCB implementation. "Today's electronics pack an enormous amount of technology and features into smaller packages," said Manny Marcano, president and CEO of EMA. "At every step of the design process, design issues are compounded because of the interrelated constraints and poor communication of constraints between different functional groups. Constraint Manager for OrCAD allows OrCAD Capture to be an integral part of the Cadence Allegro constraint driven flow paradigm, providing a structured way to manage constraints across all tools in the Cadence PCB design flow. This reduces design iterations, improving design quality and time-to-market.”
With Constraint Manager for OrCAD, designers can easily embed design constraints directly into the OrCAD schematic. Using a smart spreadsheet interface, users can constrain nets by adding electrical, physical, and spacing rules for routing those nets. This not only ensures nets are routed properly, but it also reduces the time required for a PCB designer to route the nets. Constraints can be set on individual nets or groups of nets. Commonly used sets of constraints can be organized into CSets and applied to CM objects by CSet name. Constraint Manager for OrCAD has full support for PinPair, Net, XNet, Differential Pair, Bus, NetGroup, NetClass, and MatchGroup objects. Constraint Manager for OrCAD includes a Differential Pair viewer to help users visualize how rules will be applied during physical implementation. These capabilities make the process of constraining a design fast and efficient.
Constraint Manager for OrCAD stores constraints in the OrCAD Capture design file, so there is no need to manage constraints and designs. Since some constraints are dependent on layout specifics, Constraint Manager for OrCAD integrates with the Allegro Constraint Manager to share constraint information. This allows stackup information to be back-annotated and also allows for the bidirectional transfer of physical, spacing, and electrical constraints. Constraints can also be saved separately from a design so that they can form a constraint library to be shared between designs.
“Adding constraints early in the design process ensures that the design intent is communicated and adhered to throughout PCB implementation,” added Marcano. “Constraint Manager for OrCAD brings structure and discipline to the PCB design process making it much easier to create the best designs possible.”
About EMA Design Automation, Inc.
EMA Design Automation is a trailblazer in product development solutions offering a complete range of EDA tools, PLM integrations, services, training, and technical support. EMA is a Cadence Channel Partner serving all of North America. EMA develops Ultra Librarian, TimingDesigner, CircuitSpace, CIP, EDABuilder, and a host of custom solutions to enhance the OrCAD products, and all are distributed through a worldwide network of value added resellers. EMA is a privately held corporation headquartered in Rochester, New York. Visit EMA here for more information.
Share on:
Suggested Items
Würth Elektronik Now an Infineon ‘Preferred Partner’
03/13/2025 | Wurth Elektronik eiSosWürth Elektronik, one of the leading manufacturers of electronic and electromechanical components, is broadening its collaboration with semiconductor manufacturers.
Elementary Mr. Watson: Ensuring a Smooth Handoff From PCB Design to Fabrication
03/13/2025 | John Watson -- Column: Elementary, Mr. WatsonAt the 2020 Tokyo Summer Olympics, the U.S. men's 4x100-meter relay team had high hopes of winning a medal. The team comprised some of the fastest sprinters in the world, but something went wrong. In a relay, four runners must smoothly pass their baton to the next runner inside a zone on the track. If a runner drops the baton or it’s passed outside the zone, the team risks disqualification. The U.S. team’s pass between the second and third runner was messy, slowing them down. By the time the last runner received the baton, the team had lost too much time. They finished sixth in their heat and didn’t qualify for the final.
Ventec International Group Announce Launch of VT-47LT IPC4101 /126 Prepreg for HDI
03/12/2025 | Ventec International GroupVentec International Group announce launch of VT-47LT IPC4101 / 126 Prepreg. Are Microvia Failures Plaguing Your HDI Any Layer Designs? High-density interconnect (HDI) designs are pushing the envelope - higher layer count HDI relies on complex microvia designs: skip vias, staggered microvias, and stacked microvias in sequential laminations.
TI Introduces the World's Smallest MCU, Enabling Innovation in the Tiniest of Applications
03/12/2025 | PRNewswireTexas Instruments (TI) introduced the world's smallest MCU, expanding its comprehensive Arm® Cortex®-M0+ MSPM0 MCU portfolio. Measuring only 1.38mm2, about the size of a black pepper flake, the wafer chip-scale package (WCSP) for the MSPM0C1104 MCU enables designers to optimize board space in applications such as medical wearables and personal electronics, without compromising performance.
Speaking the Same Language as Your Fabricator
03/12/2025 | Andy Shaughnessy, Design007 MagazineWe do indeed have a failure to communicate; designers and fabricators often seem to be talking past each other, which can lead to jobs being put on hold. We asked Jen Kolar, VP of engineering for Monsoon Solutions, and columnist Kelly Dack to share their thoughts on ways that we can break down the communication barrier between design and fabrication. As they point out, a design kickoff checklist and a solid review process can be invaluable tools in a designer’s toolbox.