The Pulse: Caught in the Crosshatch—A Cautionary Tale of Detective Work
Fresh PCB Concepts: Designing PCBs for Harsh Environments—Reliability Is Engineered Upstream
Elementary, Mr. Watson DFX—Basically a Basket of Crabs With Spreadsheets
Paving the Way for 400Gb Ethernet and 5G
June 26, 2018 | Chang Fei Yee, Keysight TechnologiesEstimated reading time: 1 minute
This article briefly introduces the 4-level pulse amplitude modulation (PAM-4) and its application in 400 Gigabit Ethernet (400GbE), to support the booming data traffic volume in conjunction with the deployment of 5G mobile communications. Furthermore, this article also highlights the essential pre-layout effort from signal integrity perspective for physical (PHY) link design on a PCB, including material selection, transmission line design and channel simulation to support 56Gbps data rate that paves the way for seamless communication in 400GbE.
I. Introduction
400GbE is a new wired communication standard to accommodate the booming data traffic volume with the implementation of 5G mobile communications. In the implementation of 400GbE communication, electrical interface with 4-level pulse amplitude modulation (PAM-4) signaling over 8 lanes is adopted. The communication of eight lanes at 56Gbps (i.e., 28GBaud) per lane enables the total bandwidth of 400Gbps over the Ethernet. The electrical specifications of 400GbE with PAM-4 signaling are defined in IEEE 802.3bs.
PAM-4 has 4 digital amplitude levels, as shown in Figure 1. It has an advantage over non-return-to-zero (NRZ) signals because each level or symbol in PAM-4 contains two information bits providing twice as much data throughput for the same baud rate. For instance, 28GBaud is equivalent to 56Gbps in PAM-4 and 28Gbps in NRZ respectively.
II. Essential pre-layout effort from signal integrity perspective
According to guidelines, a PAM-4 channel with trace length up to 8 inches on a PCB shall have insertion loss less than 10dB at 14GHz (i.e., Nyquist frequency of 28GBaud) and 20dB at 28GHz (i.e., 2nd harmonic of 28GBaud) respectively to achieve seamless data communication between the transceivers.
To read this entire article, which appeared in the May 2018 issue of Design007 Magazine, click here.
Share on:
Testimonial
"Advertising in PCB007 Magazine has been a great way to showcase our bare board testers to the right audience. The I-Connect007 team makes the process smooth and professional. We’re proud to be featured in such a trusted publication."
Klaus Koziol - atgSuggested Items
SEMI Appoints Julie Rogers Executive Director of the ESD Alliance
05/01/2026 | SEMISEMI, the industry association serving the global semiconductor and electronics design and manufacturing supply chain, announced the appointment of Julie Rogers as Executive Director of the Electronic System Design Alliance (ESDA), a SEMI Technology Community.
IBM, Dallara to Advance AI and Quantum-Powered Design for High-Performance Vehicles
05/01/2026 | IBMIBM and the Dallara Group, a world-leading racing and high-performance vehicle manufacturer, announced a collaboration to advance vehicle design and optimization using AI and explore the use of quantum computing.
SEMI ESD Alliance 2026 Outlook: Agentic AI to Transform Chip Design and Verification
05/01/2026 | SEMIThe Electronic System Design Alliance (ESD Alliance), a SEMI Technology Community, announced its annual Executive Outlook event for semiconductor EDA, agentic AI and IP company executives.
EMAC Returns with Bright Electronics Manufacturing Challenge 2026
04/30/2026 | SMTAThe Electronics Manufacturing & Assembly Collaborative (EMAC) has announced the return of the Bright Electronics Manufacturing Challenge 2026, an immersive, hands-on student competition that puts real electronics manufacturing experience into the hands of the next generation of engineers.
A Designer's Focus on High Density
04/30/2026 | Marcy LaRont, I-Connect007 MagazineVern Solberg is a distinguished member of the Global Electronics Association Raymond E. Pritchard Hall of Fame and has served as chair or vice chair of many committees, developing technical standards and implementation guidelines, including the IPC-7090 series, which focuses on design for manufacturing and reliability for electronic assemblies. He’s a long-time contributor to Design007 Magazine, and he conducted a half-day tutorial at APEX EXPO 2026, where he addressed 2D, 2.5D, and 3D packaging and ultra-high density hybrid bond interconnect. I caught up with Vern at the show and asked about his pivot from addressing more standard design challenges to his focus on high-density circuits.