-
-
News
News Highlights
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLearning to Speak ‘Fab’
Our expert contributors clear up many of the miscommunication problems between PCB designers and their fab and assembly stakeholders. As you will see, a little extra planning early in the design cycle can go a long way toward maintaining open lines of communication with the fab and assembly folks.
Training New Designers
Where will we find the next generation of PCB designers and design engineers? Once we locate them, how will we train and educate them? What will PCB designers of the future need to master to deal with tomorrow’s technology?
The Designer of the Future
Our expert contributors peer into their crystal balls and offer their thoughts on the designers and design engineers of tomorrow, and what their jobs will look like.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
Mentor’s EDA Perspective on Managing Design Rules
May 30, 2019 | Andy Shaughnessy, Design007 MagazineEstimated reading time: 3 minutes

I recently spoke with Dave Wiens, product manager, and Mike Santarini, EDA content director of corporate marketing, both of Mentor, a Siemens business, about design rules and constraints, and what their customers want regarding design rules. They explained how EDA companies like Mentor help designers constrain for performance while avoiding over-constraining and increasing the cost of the board and also being manufacturing-aware.
Andy Shaughnessy: Can you start by telling us about what your customers want in their design rules capabilities. What do you try to provide them as far as design rules?
Dave Wiens: Customers have to take all of the design constraints and manage what might be conflicts between those and determine what the tradeoffs are to optimize the product. From a tool perspective, we try to enable whoever is defining those constraints to do it as easily as possible within a common environment, and then pass those on to whoever is going to utilize them. Often, it’s the layout designer that has to implement the constraints. They’re dealing with the physical embodiment of the product, but there are constraints on the schematic stage as well. We help them automate the definition of those constraints, simplify the entry, but it’s not enough to define constraints. You also have to validate those constraints.
You must try to simplify the way it’s done so that somebody can look at a design and say that it passed. It’s about simplifying constraint definition as well as adherence to the constraints and verification. So, how does the designer do the design and try to adhere to constraints? Ensure that the full design verification and constraints were met and that the product is going to work. Again, the problem is constraints are coming from multiple people, for instance different requirements on performance might being at odds with each other.
Shaughnessy: One of the designers I talked to said that the problem is that no one person can remember all of these things simultaneously.
Wiens: Right. And in the old “Wild West” of design, there wasn’t a constraint editor. Then, you got constraints and had an engineer talking over your shoulder, saying, “When you route these two traces, keep them this far apart.” It was all digitized, and you had to use old-fashioned ways to determine whether they were far enough apart. There was no such thing as a digital constraint or something to adhere to.
The idea of becoming aware of all of them is a big thing, so from an EDA perspective, we try to automate these things. We help gather all of those constraints in one place. There are still things that can be done to improve on that. It’s about having a streamlined way so that you can pass constraints from whoever defined them. If it came from the engineer at the front or the manufacturing NPI engineer at the back, the process helps define those and pass them to the person who has to implement them.
Shaughnessy: Many designers say they don’t even know who is going to be fabricating their board or prototype, much less production. How do you figure all of that in the design rules? Do you have to re-enter it each time?
Wiens: In most tools you do. Not just every job, but you want to be able to design for multiple manufacturers, for instance. And you definitely want to be able to retarget, and that’s one of the things that we’ve been able to do thanks to our Valor technology. The majority of manufacturers out there, around 80%, use Valor for their verification tool. If they’re using Valor, they can pass the designer those rule decks. Then, the designer can retarget without having to reenter a bunch of constraints. They can say, “I want to go after this manufacturer instead of this one,” and do it with a rule deck that the majority of manufacturers use.
To read this entire interview, which appeared in the May 2019 issue of Design007 Magazine, click here.
Suggested Items
Cadence Joins Intel Foundry Accelerator Design Services Alliance
03/17/2025 | Cadence Design SystemsCadence is expanding its collaboration with Intel Foundry by officially joining the Intel Foundry Accelerator Design Services Alliance! This collaboration amplifies both companies' efforts to drive innovation, support advanced chip design, and solidify Intel Foundry as a leader in cutting-edge semiconductor solutions.
Quest Global Acquires Alpha-Numero Technology Solutions
03/14/2025 | Quest GlobalQuest Global is pleased to announce the acquisition of Alpha-Numero Technology Solutions. Alpha-Numero is a US-based VLSI design company with expertise in FPGA.
Würth Elektronik Now an Infineon ‘Preferred Partner’
03/13/2025 | Wurth Elektronik eiSosWürth Elektronik, one of the leading manufacturers of electronic and electromechanical components, is broadening its collaboration with semiconductor manufacturers.
Elementary Mr. Watson: Ensuring a Smooth Handoff From PCB Design to Fabrication
03/13/2025 | John Watson -- Column: Elementary, Mr. WatsonAt the 2020 Tokyo Summer Olympics, the U.S. men's 4x100-meter relay team had high hopes of winning a medal. The team comprised some of the fastest sprinters in the world, but something went wrong. In a relay, four runners must smoothly pass their baton to the next runner inside a zone on the track. If a runner drops the baton or it’s passed outside the zone, the team risks disqualification. The U.S. team’s pass between the second and third runner was messy, slowing them down. By the time the last runner received the baton, the team had lost too much time. They finished sixth in their heat and didn’t qualify for the final.
Ventec International Group Announce Launch of VT-47LT IPC4101 /126 Prepreg for HDI
03/12/2025 | Ventec International GroupVentec International Group announce launch of VT-47LT IPC4101 / 126 Prepreg. Are Microvia Failures Plaguing Your HDI Any Layer Designs? High-density interconnect (HDI) designs are pushing the envelope - higher layer count HDI relies on complex microvia designs: skip vias, staggered microvias, and stacked microvias in sequential laminations.