-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueDesigning Through the Noise
Our experts discuss the constantly evolving world of RF design, including the many tradeoffs, material considerations, and design tips and techniques that designers and design engineers need to know to succeed in this high-frequency realm.
Learning to Speak ‘Fab’
Our expert contributors clear up many of the miscommunication problems between PCB designers and their fab and assembly stakeholders. As you will see, a little extra planning early in the design cycle can go a long way toward maintaining open lines of communication with the fab and assembly folks.
Training New Designers
Where will we find the next generation of PCB designers and design engineers? Once we locate them, how will we train and educate them? What will PCB designers of the future need to master to deal with tomorrow’s technology?
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
A Design Economics Horror Story
May 7, 2020 | Rick Hartley, RHartley EnterprisesEstimated reading time: 3 minutes
Editor’s note: During a recent conversation with Rick Hartley, he shared one of his favorite PCB design horror stories. This is a cautionary tale about what can happen when design teams place too much faith in app notes and do not follow cost-aware design techniques. Enjoy!
When I first went to work at a company in 2003, I was asked to look at a circuit board that was not working properly; the few they did get to work had major EMI problems. I discovered they had placed the parts badly so that routing the memory lines to be even close to a similar length was going to be nearly impossible.
The engineer who did the schematic looked at the app note for the particular memory that was used with this processor, which stated, “Route all the memory lines within the same length of one another at ±50 mils.” The engineer thought, “50 is good, and 25 is even better,” so he put a note on this schematic that the memory lines should all be the same length at ±25 mils. What’s really interesting is that engineers often don’t understand that inner and outer layers propagate at different rates. If you make all the lines the same length, they don’t have the same propagation time, and they don’t match anyway.
Then, they farmed out the layout. And the people who did the layout—because of the poor positioning of components—couldn’t get all the lines routed anywhere close to the same length without a ton of tromboning or serpentining of the memory lines. They ended up with 14 routing layers, and the only way they could get it to the thickness required was to make it an 18-layer board. They had an 18-layer board with only four plane layers and 14 routing layers. Anybody who knows anything about design is already thinking, “How could this possibly work?”
It all happened because of this overabundance of length-matching. To make matters worse, they had to have 65 ohms impedance on some of the lines because there was a PCI bus on the board. In order to get the dielectric constant—with these very thin dielectrics— low enough to hit the target impedance, they had to go to Rogers 4000 series material (at 6 to 8 times the cost of FR-4). The bare boards were seven by nine inches, and they were going to cost an estimated $235 each in quantities of 1,000 at a time. Again, most of the boards didn’t work, and the few that did work failed EMI testing and were expensive.
I looked at the board and realized what the problem was. I asked the engineer why he put that note on the schematic. And he said, “It was in the app note. I figured they knew what they were talking about.” I asked, “Did you do a timing analysis?” He replied, “You know what management around here is like. We never have time for things like that.” I said, “Do you have time now to do a timing analysis?”
The engineer came back to me a day later and said, “By my calculation, we have about ±200–300 picoseconds of available skew.” I asked him, “Do you know how much that is in terms of length? It’s somewhere between two and three inches. Let’s even call it an inch. That means you could have made all these memory lines the same length ± 1inch, and they would have all worked.”
He exclaimed, “Bull. I don’t believe it.” I said, “Well, we are going to prove it to you!” We stripped away the routes, repositioned the components to make things route properly, routed the board with no line matching at all, and checked them when we were done, and they were all within an inch of the same length. We did no serpentining at all. We made a 10-layer board out of it instead of an 18-layer board with six routing layers and four plane layers.
It worked perfectly. It passed EMI testing, and the price dropped to $34 per board from $235 per board. That’s what happens when people blindly follow app notes.
Close-up of the original 18-layer board showing an abundance of tromboning.
This article originally appeared in the April 2020 issue of Design007 Magazine.
Suggested Items
Siemens, TSMC Extend Collaboration to Drive Semiconductor Design Innovation
04/25/2025 | SiemensSiemens Digital Industries Software announced that the company has deepened longstanding collaboration with TSMC to drive innovation in semiconductor design and integration, enabling mutual customers to tackle the challenges of next-generation technologies.
Ansys Strengthens Collaboration with TSMC on Advanced Node Processes Certification and 3D-IC Multiphysics Design Solutions
04/24/2025 | PRNewswireThrough continued collaboration with TSMC, Ansys announced enhanced AI-assisted workflows for radio frequency (RF) design migration and photonic integrated circuits (PICs), and new certifications for its semiconductor solutions. Together,
Autodesk Donates $4.3 Million to Cornell University to Prepare students for an AI-powered future
04/24/2025 |Autodesk announced a $4.3 million gift to Cornell University’s College of Engineering and College of Architecture, Art, and Planning (AAP) to help prepare students for the future of work in an increasingly AI-driven world. The investment will fund a new Autodesk Cornell Engineering Design and Make Space in Upson Hall.
Driving Sustainability in PCB Design
04/24/2025 | Marcy LaRont, I-Connect007Filbert (Fil) Arzola is an electrical engineer at Raytheon. He’s smart, entertaining, and passionate about PCB design. As it turns out, he’s also passionate about “Mother Earth,” as he calls her. Born and raised in Southern California, he freely admits that he turns the water off when he brushes his teeth and yells at his brother for throwing batteries in the garbage. But when looking at the issue of sustainability and PCB design, he urges his audiences to ponder what sustainability looks like. Can PCB designers, he asks, make any impact on sustainability at all?
Real Time with... IPC APEX EXPO: Silicon Geometry's Signal Integrity Impact on PCBs
04/24/2025 | Marcy LaRont, I-Connect007At IPC APEX EXPO 2025, Kris Moyer addressed the importance of understanding the impact of silicon geometry reduction on signal integrity and PCB performance. Kris says signal integrity considerations are necessary for so many designs today, regardless of clock frequency. He discusses valuable insights from attendees regarding embedded resistor technology and the effects of radiation on smaller silicon features in aerospace applications.