Facing the Future: The Role of 5G and Beyond in Shaping PCB Demand
It’s Only Common Sense: Stop Pitching, Start Listening
Trouble in Your Tank: Causes of Plating Voids, Pre-electroless Copper
Cadence EDA Solutions, IP Optimized for Intel Process and Packaging Technologies
February 8, 2022 | Cadence Design Systems, Inc.Estimated reading time: 1 minute
Cadence Design Systems, Inc. announced it has joined the new Intel Foundry Services (IFS) Ecosystem Alliance to support mutual customers with the development and delivery of innovative system-on-chip (SoC) designs. As a member of the alliance, Cadence is advancing adoption of Intel process and packaging technologies and Cadence state-of-the-art digital, custom/analog, verification and advanced IC packaging EDA solutions, along with Cadence Design, Verification and Tensilica IP. Using Intel and Cadence technologies, customers can accelerate time to market while reducing design barriers, risk and costs.
There are several benefits to joining the IFS Ecosystem Alliance. Cadence will have early access to process and advanced IC packaging roadmaps, process design kits (PDKs) and technical training. This allows the Cadence R&D teams to fine-tune EDA tools and IP for the Intel portfolio of process and packaging technologies so customers can meet power, performance and area (PPA) requirements.
“We’re collaborating with world-leading partners like Cadence to ensure our customers have access to a robust, comprehensive design ecosystem, process technologies, advanced packaging technologies and manufacturing capabilities,” said Dr. Randhir Thakur, president of IFS. “Cadence is constantly developing new solutions and IP to stay in front of customer demands, making them a critical ecosystem partner that aligns with our mission to address the growing global demand for chips with breakthrough SoC design technologies.”
“By joining the IFS Ecosystem Alliance, we’re demonstrating our commitment to ensuring that customers can quickly become proficient using Cadence solutions and IP supporting Intel process and packaging technologies,” said Dr. Anirudh Devgan, president and CEO of Cadence. “Our customers are under extreme pressure to deliver power-efficient and performance-optimized SoCs, and the Cadence and IFS collaboration lets our customers innovate with confidence.”
Cadence tools and IP support the company’s Intelligent System Design strategy, which enables customers to achieve SoC design excellence.
Share on:
Suggested Items
indie Semiconductor Reports Q1 2025 Results
05/13/2025 | BUSINESS WIREindie Semiconductor, Inc., an automotive solutions innovator, today announced first quarter results for the period ended March 31, 2025. Q1 revenue was up 3.3 percent year-over-year to $54.1 million with Non-GAAP gross margin of 49.5 percent. On a GAAP basis, first quarter 2025 operating loss was $38.9 million compared to $49.6 million a year ago.
Siemens Leverages AI to Close Industry’s IC Verification Productivity Gap in New Questa One Smart Verification Solution
05/13/2025 | SiemensSiemens Digital Industries Software announced the Questa™ One smart verification software portfolio, combining connectivity, a data driven approach and scalability with AI to push the boundaries of the Integrated Circuit (IC) verification process and make engineering teams more productive.
Beyond the Board: Empowering the Next Generation of Tech Innovators in Electronics
05/13/2025 | Jesse Vaughan -- Column: Beyond the BoardThe electronics industry is at the heart of technological progress, driving innovative advancements that shape our world. Yet, despite the sector's rapid evolution, it faces a looming challenge: attracting and retaining young talent. With an aging workforce and an increasing demand for skilled professionals, the industry must find ways to inspire the next generation of innovators.
The Shaughnessy Report: Solving the Data Package Puzzle
05/12/2025 | Andy Shaughnessy -- Column: The Shaughnessy ReportIf you ask fabricators about their biggest challenges, they’ll often point at PCB designers—the readers of this magazine. Yes, you! Why is it so difficult to create the ideal data package? It’s a fairly straightforward task. But this part of the design process keeps tripping up designers, even those who started in the industry before Pink Floyd split up.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
05/09/2025 | Andy Shaughnessy, Design007 MagazineTrade show season is wrapping up as we head into summer. Where has the time gone? I hope you all get the chance to take a vacation this year, because I know you’ve earned one. Speaking of which, when was my last vacay? If I can’t remember, it’s probably time for one. It’s been a busy week in electronics, with fallout from the back-and-forth on tariffs taking up most of the oxygen in the room. We have quite an assortment of articles and columns for you in this installment of Must-Reads. See you next time.