-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssuePartial HDI
Our expert contributors provide a complete, detailed view of partial HDI this month. Most experienced PCB designers can start using this approach right away, but you need to know these tips, tricks and techniques first.
Silicon to Systems: From Soup to Nuts
This month, we asked our expert contributors to weigh in on silicon to systems—what it means to PCB designers and design engineers, EDA companies, and the rest of the PCB supply chain... from soup to nuts.
Cost Drivers
In this month’s issue of Design007 Magazine, our expert contributors explain the impact of cost drivers on PCB designs and the need to consider a design budget. They discuss the myriad design cycle cost adders—hidden and not so hidden—and ways to add value.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
Microvias Can Be Stacked in Certain Package Densities
October 13, 2022 | I-Connect007 Editorial TeamEstimated reading time: 2 minutes
Summit Interconnect’s Gerry Partida recently spoke with the I-Connect007 Editorial Team about his research into root causes of weak microvias. Rather than a single manufacturing process cause, Gerry suggests that microvia reliability is the culmination of several material interactions and that contrary to popular belief, microvias can still be stacked in small, tight packaging densities. He highlights the need for simulation, as well as some of his findings that he plans to publish in a paper at IPC APEX EXPO 2023.
Nolan Johnson: Gerry, I understand your team has been doing some research into microvia stacking and will have a paper at the upcoming IPC APEX EXPO on this topic. What have you been learning?
Gerry Partida: Remember back in the early days of HDI, we would stack microvias as deep and plentiful as we wanted to? Then people started experiencing intermittent failures. Boards got hot, the components would fail, and it went back and forth. Manufacturing did something wrong, the assembler overbaked the boards, and it would go back and forth again. A lot of designs started to suffer, especially certain military products that would stack microvias. We would ask, “Why isn’t it working? Why does it work when it does work?” Most of the microvias that were stacked originally were small BGA packages. They were 0.4 mm or 0.5 mm, and those densities drove you to stack. These designs often were for the commercial OEMs, but if something failed, the commercial guys didn’t come back to discuss the issues.
But for the military guys who have ASICS that cost hundreds of thousands of dollars each, the stakes are much higher. If it is for space, then it can only be assembled once for flight; it cannot be taken off and reused. The military packaging then was a much wider pitch than the commercial guys who were stacking microvias initially.
When we looked at where the failures were happening, they were still happening with the commercial guys who were going three or four deep stacking microvias. They weren’t trying to make short, squatty, wide-diameter microvias because they were using thicker dielectrics to get wider lines for impedance. Consequently, we went for a time where there really didn’t seem to be a problem. Then it became, “We see a fracture at the target pad on the stack of the microvias,” and everybody thought there was a weakness in the electroless copper.
We all came up with these rules of thumb: Don’t stack more than two. A lot of DOEs were done, and they almost always concluded, “Do two stacks, then stagger off.” That seemed to work. Even fabricators we would work with had rules like, “Keep your aspect ratio for a single microvia at 0.75 to one. If you’re stacking them, keep them at 0.6 to one.” That seemed to work; we got good results.
Now, during this time we employed reflow resistance testing to monitor the strength of connections in the finished product. We started learning more about what works, and what doesn’t work. Some designs would slip through, where they do a three-stack on tight pitch, and they were passing. We were asking that if our rule of thumb was only two, then why is it working at three? When you look at the design, it’s a 0.4 mm pitch.
To read this entire conversation, which appeared in the September 2022 issue of PCB007 Magazine, click here.
Suggested Items
Connect the Dots: Designing for Reality—Pattern Plating
10/16/2024 | Matt Stevenson -- Column: Connect the DotsIn the previous episode of I-Connect007’s On the Line with… podcast, we painted the picture of the outer layer imaging process. Now we are ready for pattern plating, where fabrication can get tricky. The board is now ready to receive the copper traces, pads, and other elements specified in the original CAD design. This article will lay out the pattern plating process and discuss constraints in the chemistries that must be properly managed to meet the customer's exacting manufacturing tolerances.
PCB007 Magazine October 2024: Alternate Metallization Processes
10/16/2024 | I-Connect007 Editorial TeamTraditional electroless copper and electroless copper immersion gold have been primary PCB plating methods for decades. But alternative plating metals and processes have been introduced over the past few years as miniaturization and advanced packaging continue to develop taking us into new directions. In this issue of PCB007 Magazine, we examine the impact of alternate metallization methods giving a glimpse into how and when we will arrive at 'destination metallization'.
Partial HDI: A Complete Solution
10/10/2024 | I-Connect007 Editorial TeamWe recently spoke with IPC instructor Kris Moyer about partial HDI, a process that’s recently been growing in popularity. Partial HDI allows designers to escape route out from tight-pitch BGAs on one layer, where a mechanically drilled plated through-hole is not an option, while avoiding the complexity and expense of sequential lamination cycles. As Kris explains, this process doesn’t add much to the cost, and it’s fairly straightforward. But there are some competing signal integrity and fabrication requirements to contend with. We asked Kris to walk us through this process.
Trouble in Your Tank: Interconnect Defect—The Three Degrees of Separation
10/01/2024 | Michael Carano -- Column: Trouble in Your TankIt has been well documented that, with a very expensive and complex printed circuit board, thermal and mechanical excursions often find weaknesses. A lack of robustness and poor process control often leads to the exploitation of those weaknesses. An interconnect defect (ICD) often goes undetected until the printed circuit board reaches the final assembly stage or undergoes multiple thermal cycles, including interconnect stress tests or thermal shock. It is impossible to rework the ICD defect. But unlike voids, if detected in time, the panels can be reprocessed.
Connect the Dots: Designing for Reality—Outer Layer Imaging
09/26/2024 | Matt Stevenson -- Column: Connect the DotsWelcome to the next step in the manufacturing process—the one that gets the chemical engineer in all of us excited. I am referring to outer layer imaging, or how we convert digital designs to physical products. On a recent episode of I-Connect007’s On the Line with… podcast, we explained how the outer layer imaging process maps the design’s unique features onto the board.