Electroformed Stencils

Reading time ( words)

The continued drive in electronics to place increasingly smaller components on boards poses continuing challenges to board manufacturers. Tight pad spacing as well as placement of small 0201 and 01005 components is becoming more commonplace on board assemblies. Not only are the parts nearly invisible when placed, but their small size causes challenges with the solder paste application and release needed to yield reproducible, low-defect solder joints. The short scoop this month is that you can meet the challenges of paste application for difficult assembly printing processes by using electroformed stencils. 

It may seem that a stencil is a rather simple device; after all, in its basic form it is just a sheet of metal stretched taught with hole patterns placed in it to allow application of solder paste in the open areas. The stencil and its fabrication have a great influence over the ability of the circuit board assembly manufacturer to reliably reproduce the desired depositions necessary for paste application.

Stencils can be laser cut with or without post-processing, which for many applications is sufficient to get the paste application process completed reliably. Both of these fabrication techniques are currently employed in mainstream stencil production, but they both start to exhibit their limitations as pattern features decrease in size. The roughness of the stencil wall is one of the major influences on how well paste will release from the stencil. The rougher the sidewall of the aperture, the more the paste is prone to sticking onto the edge of the wall. The apertures used with larger pad features are somewhat more tolerant to edge roughness due to usually higher area ratios. As the pattern features decrease in size, the amount of paste that does not release due to a rough edge becomes an increasingly larger portion of the target application volume. So as feature size decreases, the fabrication of the stencil needs to be constructed for enhanced release capability. 

Read the full column here.


Editor's Note: This column originally appeared in the January 2014 issue of SMT Magazine.

02/08/2023 | Real Time with...IPC APEX EXPO

Nolan Johnson talks with Senior Product Manager Chris Nash of Indium Corporation, who discusses Durafuse LT, a novel solder paste mixed alloy system with highly versatile characteristics that enable energy savings, high-reliability, low-temperature, step soldering, and assemblies with large temperature gradients. It also provides superior drop shock performance to conventional low-temperature solders, outclassing BiSn or BiSnAg alloys, and performing better than SAC305 with optimum process setup.

01/11/2023 | Nolan Johnson, I-Connect007

Clemens Jargon, senior vice president of High Flex at Mycronic, shares his thoughts about the company’s performance in 2022 (it was a strong year), plans for the new year (turnkey solutions), and what visitors to the Mycronic booth at the show can expect to see in the company’s state-of-the-art Iris™ 3D AOI vision technology.

12/28/2022 | Andy Shaughnessy, I-Connect007

In this Q&A, Rob Rowland, director of engineering at Axiom Electronics, discusses his new IPC APEX EXPO Professional Development course, “Reflow Profiling Simplified,” on how to create a standardized methodology to accurately generate new reflow soldering profiles. Rob explains, “In this class, I’ll explain how I approached this work to help others develop similar methodologies for creating their own reflow soldering profiles. My presentation also includes the basic reflow profile recipes I have been using for the past 20 years.”