-
-
News
News Highlights
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssuePower Integrity
Current power demands are increasing, especially with AI, 5G, and EV chips. This month, our experts share “watt’s up” with power integrity, from planning and layout through measurement and manufacturing.
Signal Integrity
If you don’t have signal integrity problems now, you will eventually. This month, our expert contributors share a variety of SI techniques that can help designers avoid ground bounce, crosstalk, parasitic issues, and much more.
Proper Floor Planning
Floor planning decisions can make or break performance, manufacturability, and timelines. This month’s contributors weigh in with their best practices for proper floor planning and specific strategies to get it right.
- Articles
- Columns
- Links
- Media kit
||| MENU - design007 Magazine
Design for Profitability: Avoiding Fabrication Issues and Minimizing Costly Revisions
July 31, 2013 | Mark Thompson, CID, Prototron CircuitsEstimated reading time: 1 minute
Note that I use the term “design for profitability,” or DFP, as opposed to any of the other acronyms such as DFM (design for manufacturability), DFT (design for test), or DFA (design for assembly). I’m taking this approach because it really all comes down to profit, doesn’t it?
Designers have the power to design profit into the board, or, conversely, inadvertently increase costs and remove profit from the PCB. In this article I am going to go over just a few of the challenges that fabricators routinely face and some typical solutions, especially solutions that can affect your bottom line.
I will start with DFM. Generally, this is the first stage for prototyping and DFM depends greatly on the capabilities of your chosen fab shop. Some designs are finished with autorouters after the critical traces have been hand-placed. It is at this point that unintended issues can arise between design and fab.
An example of this is same net-spacing violations where a track may “double back” near a surface mounted component, creating same-net spacing violations (Figure 1). Whereas the software does not see these as legit violations because they are same net, a fabricator knows that any features creating spaces below 0.003” can easily flake off at the image stage and create havoc elsewhere in the form of shorts. Edit time must be taken at the fab stage when these same-net spacing violations occur and the slivers eliminated. Some CAM software packages have a sliver fill option, but again this requires additional edit time at CAM.
Read the full article here.
Editor's Note: This article originally appeared in the March 2013 issue of The PCB Design Magazine.
Testimonial
"Our marketing partnership with I-Connect007 is already delivering. Just a day after our press release went live, we received a direct inquiry about our updated products!"
Rachael Temple - AlltematedSuggested Items
Keysight Completes Acquisition of Synopsys’ Optical Solutions Group and Ansys’ PowerArtist
10/17/2025 | Keysight Technologies, Inc.Keysight Technologies, Inc., announced the completion of its acquisitions of the Optical Solutions Group from Synopsys, Inc., and PowerArtist from Ansys, Inc.
RT-Labs Joins STMicroelectronics Partner Program to Accelerate Industrial Communication
10/16/2025 | RT-LabsRT-Labs, a leading provider of real-time software solutions for industrial automation, announces that it has joined the STMicroelectronics Partner Program to integrate its Ethernet-based industrial communication stacks into ST’s development environments and microcontroller platforms.
ASC Sunstone Circuits Adds New Options to OneQuote While Maintaining Real-Time Pricing on Core PCB Features
10/16/2025 | ASC Sunstone CircuitsASC Sunstone Circuits, a leading U.S. PCB manufacturer, today announced a significant expansion of its OneQuote online quoting tool, giving design engineers more control over complex PCB configurations — making it easier for the quote team to quickly clarify and verify specifications, reducing delays from manual quote reviews.
Analog Devices Launches ADI Power Studio™ and New Web-Based Tools
10/14/2025 | Analog Devices, Inc.Analog Devices, Inc., a global semiconductor leader, announced the launch of ADI Power Studio, a comprehensive family of products that offers advanced modeling, component recommendations and efficiency analysis with simulation. In addition, ADI is introducing early versions of two new web-based tools with a modernized user experience under the Power Studio umbrella:
Cadence Giving Foundation Announces Multi-Year Commitment to Expand the AI Hub at San José State University
10/13/2025 | Cadence Design Systems, Inc.The Cadence Giving Foundation today announced a multi-year commitment to expand the AI Hub at San José State University (SJSU) to equip students with the skills, hands-on training and experience needed to excel in careers in artificial intelligence (AI).