The Pulse Design: Constraints for the Next Generation
The Shaughnessy Report: Showing Some Constraint
Elementary, Mr. Watson: Rein in Your Design Constraints
Make the Right Decisions at the Right Time in the PCB Design Process
April 14, 2015 | Martin Cotton, Ventec International Corp.Estimated reading time: 1 minute
The right decisions are not always the easiest decisions, but making them well and as early as possible often avoids errors and addition costs. This is certainly the case in PCB design and a key decision influencing the design process and the eventual outcome is the selection of material and of the materials vendor. This is even more important when the PCB requires significant performance parameters to be met, such as high speeds.
What I am not trying to do is teach hardware or PCB design. What I am seeking to do is to consider the processes that lead to successful design and the errors that lead to risk, potential problems and compromises.
Let’s take an example of a backplane design that has been specified at 10Gbs with 100ohm impedance with a design target of 36 layers.
First, we need to ensure that we fully understand what the specification means. Are we sure we mean 10Gbs, which is a data rate in gigabits per second, and not 10Ghz, which is a frequency? Are we seeking that data rate for a single channel, or do we need that rate for a buss? The buss speed is the total of all the channels in that buss.
The next task would be to consider the design rules we’d like to apply based on the need for 100 ohms of differential impedance using two tracks that are in harmony so that losses are minimized. The geometry of those tracks and their positioning with the PCB structure are critical to realizing a good design that can be manufactured with a good yield.
The design is only good when the specifications are met and the PCB can be manufactured with a good yield.
This article originally appeared in the March 2015 issue of The PCB Design Magazine. To read the rest of this article, click here.
Share on:
Suggested Items
ESD Alliance Reports Electronic System Design Industry Posts $5.1 Billion in Revenue in Q1 2025
07/16/2025 | SEMIElectronic System Design (ESD) industry revenue increased 12.8% to $5,098.3 million in the first quarter of 2025 from the $4,521.6 million registered in the first quarter of 2024, the ESD Alliance, a SEMI Technology Community, announced in its latest Electronic Design Market Data (EDMD) report.
Prague PEDC: Call for Abstracts Deadline July 31
07/16/2025 | Pan-European Electronics Design Conference (PEDC)The second Pan-European Electronics Design Conference (PEDC) will take place Jan. 21-22, 2026, in Prague, Czech Republic. The call for abstracts deadline is July 31. Organized jointly by the German Electronics Design and Manufacturing Association (FED) and the Global Electronics Association PEDC serves as a European platform for knowledge exchange, networking, and innovation in electronics design and development.
The Pulse Design: Constraints for the Next Generation
07/16/2025 | Martyn Gaudion -- Column: The PulseIn Europe, where engineering careers were once seen as unpopular and lacking street credibility, we have been witnessing a turnaround in the past few years. The industry is now welcoming a new cohort of designers and engineers as people are showing a newfound interest in the profession.
Flexible Circuit Technologies Welcomes Regional Business Development Manager Derek Rossberg
07/15/2025 | Flexible Circuit TechnologiesFlexible Circuit Technologies a Minnesota-based flexible circuit and advanced electronics contract manufacturer, welcomes Derek Rossberg as Regional Business Development Manager.
Digital Twin Concept in Copper Electroplating Process Performance
07/11/2025 | Aga Franczak, Robrecht Belis, Elsyca N.V.PCB manufacturing involves transforming a design into a physical board while meeting specific requirements. Understanding these design specifications is crucial, as they directly impact the PCB's fabrication process, performance, and yield rate. One key design specification is copper thieving—the addition of “dummy” pads across the surface that are plated along with the features designed on the outer layers. The purpose of the process is to provide a uniform distribution of copper across the outer layers to make the plating current density and plating in the holes more uniform.