Global PCB Connections: Mission Critical—Communication Between PCB Designers and Fabricators
Designers Notebook: Implementing HDI and UHDI Circuit Board Technology
Connect the Dots: Designing for Reality—Pattern Plating
Failure Mode: Hole Wall Pullaway
September 16, 2015 | Paul Reid, ConsultantEstimated reading time: 1 minute
Hole wall pullaway (HWPA) is an insidious defect that is not usually a cause of electrical failure. What happens with HWPA is that the copper plating in a plated through-hole (PTH) is pulled away from the dielectric of the drilled hole wall. The hole must not be filled with any sort of a hole fill in order to see HWPA.
There are two distinct types of HWPA: stress-relieving and stress-inducing. In stress-relieving HWPA, the condition appears to distress the PTH, allowing it to survive hundreds or thousands of thermal cycles without failure. In stress-inducing HWPA, the stress appears to greatly increase, causing the PTH to fail in just a few thermal cycles. What we consider a failure is an increase greater than 10% in the overall resistance in the circuit. A crack that partially bridges the copper at the internal interface is enough to cause a failure.
This column is based on my experience in test reliability of interconnect stress test (IST) coupons. I am addressing HWPA that features moderate to severe outgassing. There may be HWPA due to thermal stressing of the board without any significant outgassing, but this type of HWPA is subtle, and it presents as a dark line between the plating and the dielectric of the hole wall. This type of HWPA is rarely detected.
Stress-Relieving HWPA
Stress-relieving is the most common type of HWPA. It appears that the adhesion of copper plating to the dielectric is reduced most likely due to problems with the application of electroless copper plating adhering to the dielectric of the hole wall. At the same time, the adhesion is strong at the copper’s internal interconnection. In fact, experience suggests that the adhesion of the electroless copper is stronger than the copper plating. This process frequently produces strong interconnections to copper inner layers. This condition may result in a hole wall that looks like a stack of forward or backward “Ds” running the length of the hole where the top and the bottom of the “Ds” is at an internal interconnect.
To read this entire article, which appeared in the August 2015 issue of The PCB Design Magazine, click here.
Share on:
Suggested Items
Book Excerpt: The Printed Circuit Designer’s Guide to... DFM Essentials, Ch. 1
10/25/2024 | I-Connect007The guidelines offered in this book are based on both ASC recommendations and IPC standards with the understanding that some may require adjustment based on the material set, fabricator processes, and other design constraints. This chapter details high-frequency materials, copper foil types, metal core PCBs, and the benefits of embedded capacitance and resistor materials in multilayer PCBs.
The Cost-Benefit Analysis of Direct Metallization
10/21/2024 | Carmichael Gugliotti, MacDermid AlphaCarmichael Gugliotti of MacDermid Alpha discusses the innovative realm of direct metallization technology, its numerous applications, and significant advantages over traditional processes. Carmichael offers an in-depth look at how direct metallization, through developments such as Blackhole and Shadow, is revolutionizing PCB manufacturing by enhancing efficiency, sustainability, and cost-effectiveness. From its origins in the 1980s to its application in cutting-edge, high-density interconnects and its pivotal role in sustainability, this discussion sheds light on how direct metallization shapes the future of PCB manufacturing across various industries, including automotive, consumer electronics, and beyond.
Connect the Dots: Designing for Reality—Pattern Plating
10/16/2024 | Matt Stevenson -- Column: Connect the DotsIn the previous episode of I-Connect007’s On the Line with… podcast, we painted the picture of the outer layer imaging process. Now we are ready for pattern plating, where fabrication can get tricky. The board is now ready to receive the copper traces, pads, and other elements specified in the original CAD design. This article will lay out the pattern plating process and discuss constraints in the chemistries that must be properly managed to meet the customer's exacting manufacturing tolerances.
PCB007 Magazine October 2024: Alternate Metallization Processes
10/16/2024 | I-Connect007 Editorial TeamTraditional electroless copper and electroless copper immersion gold have been primary PCB plating methods for decades. But alternative plating metals and processes have been introduced over the past few years as miniaturization and advanced packaging continue to develop taking us into new directions. In this issue of PCB007 Magazine, we examine the impact of alternate metallization methods giving a glimpse into how and when we will arrive at 'destination metallization'.
Partial HDI: A Complete Solution
10/10/2024 | I-Connect007 Editorial TeamWe recently spoke with IPC instructor Kris Moyer about partial HDI, a process that’s recently been growing in popularity. Partial HDI allows designers to escape route out from tight-pitch BGAs on one layer, where a mechanically drilled plated through-hole is not an option, while avoiding the complexity and expense of sequential lamination cycles. As Kris explains, this process doesn’t add much to the cost, and it’s fairly straightforward. But there are some competing signal integrity and fabrication requirements to contend with. We asked Kris to walk us through this process.