-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Orange Co. Designers Council Meeting Focuses on Embedded Passives
August 9, 2017 | Judy Warner, AltiumEstimated reading time: 1 minute
On July 19, the Orange County Chapter of the IPC Designer’s Council hosted a lunch-and-learn meeting in Tustin to discuss the benefits of embedded passives. Approximately 40 people were in attendance, which was lighter turnout than usual, most likely because of summer vacations. But the crowd was an enthusiastic one, as usual.
The first speaker was Bruce Mahler, vice president of Ohmega Technologies. Mahler was articulate in demonstrating the clear benefits of embedded passives for PCB designers: Increased routing space, improved reliability, improved electrical performance in some designs, and reduced cost. Although not a new technology, the use of embedded resistors has increased particularly in the past 10 years.
Mahler pointed out that nearly every smartphone on the planet now contains embedded passives due to the uber-tight footprint that is crammed with functionality. High-frequency, RF, MEMS sensors and heater elements are increasingly dependent upon resistive materials like OhmegaPly. Mahler also demonstrated the step-by-step process of board fabrication for resistive materials, and he pointed out how this differs from traditional board fab. (To see Mahler’s presentation, click here.)
The second speaker was Jin Hyun-Hwang, an applications development engineer from Dupont. Hyun-Hwang discussed buried capacitance (a pair of power/ground layer pairs) designed for power distribution design options. Hwang discussed 1 mil and 0.5 mil dielectric laminates and the benefits of each. In this case, the number of decoupling caps can be reduced significantly, which frees up design real estate. Other benefits include reducing noise and increasing higher reliability. Process challenges for fabricators were also discussed. (To see Hyun-Hwang’s presentation, click here.)
Orange County Chapter President Scott McCurdy has built and maintained the largest chapter of the IPC Designers Council currently in operation. At this particular gathering, he was celebrating his 59th meeting. The next chapter meeting will be held at Harvard Park on September 26. The subject and speaker will be announced soon on the chapter’s website.
The Orange County chapter will be hosting a full-day Advanced PCB Design Conference in Irvine, California on November 8, 2017. Industry icons Eric Bogatin and Happy Holden will be featured along with several other design experts. Tabletop sponsors are being sought now.
Contact Scott McCurdy by clicking here, or Terri Kleekamp by clicking here, for more information about upcoming Orange County Chapter events.
Suggested Items
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.