-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Lee Ritchey on Reducing Respins by One
December 30, 2020 | I-Connect007 Editorial TeamEstimated reading time: 3 minutes
I-Connect007 recently spoke with Lee Ritchey about the subject of continuous improvement with a focus on DFM, specifically looking at the benefits of reducing the number of respins by just one. A longtime instructor and one of the authors of Right the First Time: A Practical Handbook on High-Speed PCB and System Design, Lee has spent decades preaching the value of solid DFM practices, so we asked him to discuss why so many OEMs accept multiple respins with each design project and what designers could do to eliminate just one spin. He also shares some of the lessons in reducing respins that he learned in the early days of Silicon Valley.
Andy Shaughnessy: We’ve been talking about making 2021 the year of continuous improvement, and we came up with an idea. What if we eliminated just one spin from every cycle and kept that as a goal? Of course, your book Right the First Time came to the top of our conversation. Many companies continue to build respins into the project budget, but what about the wasted hours?
Lee Ritchey: You picked a topic that I actually know something about. I have stories. Some of them are horror stories! But if you have one less respin than the competition, you’re at the market first. That has been historically the business model of Intel and IBM. Of course, Intel and AMD have roughly the same kind of processors, with one exception: AMD has never been first to market. Originally, that was because they had to spin the silicon a couple of times. The people at Intel realized the person who’s first to market gets to define the playing field, and they spent huge amounts of money on simulation tools.
One of my favorite stories is the first Pentium processor. It was the first time a processor had been shipped on the first artwork. They got a lot of press on that. During the press conference, somebody asked how they did it, and the project manager said, “We didn’t cut silicon until we got a DOS prompt on the emulator.” They spent the money on upfront design, and that’s sort of defined that field ever since.
There were two where I have really clear experience. One of them was with 3Com, where they would assume they were going to spin the design and rush to get a prototype. The usual reason was so that the engineers had something to work on, and almost never was that something right.
I did a brief piece on this, which wasn’t even a respin; it had to do with how much money we spent to accelerate getting the prototype of a PCB. In the case I was working on there, the difference between a three-day turn and a 10-day turn was only about $5,000, and they wouldn’t spend it.
One evening, we were doing the budget for the next quarter, and it came out to a little bit less than $2 million a week to run the project. I told management, “If I spend $5,000 and take a week out of this budget, doesn’t that make good sense for our return on investment?” Finally, someone had quantified the cost of time for them because no one had done that.
And that’s not even a respin; that’s just being smart about where you spend premiums. Now, that gives you a yardstick for how much a respin costs. If you’re lucky, and a respin only takes six weeks and $2 million, isn’t it worth spending another week getting it right? I think so.
To read this entire interview, which appeared in the December 2020 issue of Design007 Magazine, click here.
Suggested Items
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.