Designers Notebook: Layer Stackup Planning for RF Circuit Boards
Connect the Dots: Involving Manufacturers Earlier Prevents Downstream Issues
Global PCB Connections: The Next Wave of HDI PCBs– How Design Engineers Can Stay Ahead
IPC-2581 Revision C: Complete Build Intent for Rigid-Flex
April 30, 2021 | Ed Acheson, Cadence Design SystemsEstimated reading time: 1 minute
With the current design transfer formats, rigid-flex designers face a hand-off conundrum. You know the situation: My rigid-flex design is done so now it is time to get this built and into the product. Reviewing the documentation reveals that there are tables to define the different stackup definitions used in the design. The cross-references for the different zones to areas of the design are all there, I think. The last time a zone definition was missed, we caused a costly mistake.
Continuing to review the design documents, I verify that the bend locations are defined with information about the radius of the bends with a detail about how the final product looks when all bending is complete, ensuring that the folds are made in the correct order. I hope all information is contained in the documentation, and there will be no calls from the fabricator delaying the product. With all these documents and details left open to interpretation, there must be a way to send this data more intelligently.
Enter IPC-2581 Revision C
There is a way to transfer this data digitally, reducing the need for various forms of drawing details in a document. The new IPC-2581 Revision C format eliminates the need to manually—and painstakingly—create these details in a fabrication drawing. It uses the design data to explicitly define the multiple aspects of a rigid-flex design. How? Let’s look at how some of the details are sent digitally.
First, let’s look at stackup and general board structure. In the design tool, the different stackup details are created, with one or more rigid stackup definitions (8-layer vs. 4-layer, etc.) as well as several flex stackup structures (1 or 2 copper layers, etc.). In my design database a boundary is defined and the stackup data is assigned to those boundaries. This data is then placed into the IPC-2581C format containing the links of each stackup to each boundary association. These are known in IPC-2581 terms as stackup groups assigned to stackup zones. A by-product of these connections is the ability to define the outline profile for each copper and dielectric layer, a key tool for the fabricator.
To read this entire article, which appeared in the March 2021 issue of Design007 Magazine, click here.
Share on:
Suggested Items
Elephantech: For a Greener Tomorrow
04/16/2025 | Marcy LaRont, PCB007 MagazineNobuhiko Okamoto is the global sales and marketing manager for Elephantech Inc., a Japanese startup with a vision to make electronics more sustainable. The company is developing a metal inkjet technology that can print directly on the substrate and then give it a copper thickness by plating. In this interview, he discusses this novel technology's environmental advantages, as well as its potential benefits for the PCB manufacturing and semiconductor packaging segments.
Trouble in Your Tank: Organic Addition Agents in Electrolytic Copper Plating
04/15/2025 | Michael Carano -- Column: Trouble in Your TankThere are numerous factors at play in the science of electroplating or, as most often called, electrolytic plating. One critical element is the use of organic addition agents and their role in copper plating. The function and use of these chemical compounds will be explored in more detail.
IDTechEx Highlights Recyclable Materials for PCBs
04/10/2025 | IDTechExConventional printed circuit board (PCB) manufacturing is wasteful, harmful to the environment and energy intensive. This can be mitigated by the implementation of new recyclable materials and technologies, which have the potential to revolutionize electronics manufacturing.
Connect the Dots: Stop Killing Your Yield—The Hidden Cost of Design Oversights
04/03/2025 | Matt Stevenson -- Column: Connect the DotsI’ve been in this industry long enough to recognize red flags in PCB designs. When designers send over PCBs that look great on the computer screen but have hidden flaws, it can lead to manufacturing problems. I have seen this happen too often: manufacturing delays, yield losses, and designers asking, “Why didn’t anyone tell me sooner?” Here’s the thing: Minor design improvements can greatly impact manufacturing yield, and design oversights can lead to expensive bottlenecks. Here’s how to find the hidden flaws in a design and avoid disaster.
Real Time with... IPC APEX EXPO 2025: Tariffs and Supply Chains in U.S. Electronics Manufacturing
04/01/2025 | Real Time with...IPC APEX EXPOChris Mitchell, VP of Global Government Relations for IPC, discusses IPC's concerns about tariffs on copper and their impact on U.S. electronics manufacturing. He emphasizes the complexity of supply chains and the need for policymakers to understand their effects.