UHDI Fundamentals: UHDI Bleeding-edge Manufacturing Applications, Part 2
The Shaughnessy Report: A Handy Look at Rules of Thumb
Elementary, Mr. Watson A Designer's Dilemma—Metric or Imperial Units?
Advanced Packaging Means Advanced Routing Issues
January 26, 2023 | Kris Moyer, IPCEstimated reading time: 1 minute
In today’s ever-shrinking world of electronics designs, the use of BGA parts with very fine pitch features is becoming more prevalent. As these fine-pitch BGAs continue to increase in complexity and user I/O (number of balls), the difficulty of finding escape routes and fan-out patterns increases. Additionally, with the shrinking of silicon geometry leading to both smaller channel length and increased signal integrity issues, some of the traditional BGA escape routing techniques will require a revisit and/or adjustment to allow for not only successful fan-out, but also successful functioning of the circuitry of the BGA design.
Historically, BGAs could be routed using traditional full through-via structures, with dog-bone traces off the BGA pad. These BGAs were typically 1.27 mm in pitch and had sufficient clearance between the pads to place a Class 3 Level A via without violating any design rules. Additionally, the feature sizes of these packages were sufficient to fabricate in 1-ounce copper without any issues. With increases in chip complexity and I/O density, most BGA packages are now 1 mm or smaller pitch, with some packages as small as 0.4 mm pitch. With these finer pitch packages, it is no longer possible to use traditional full-thru via structures under the BGA. This, in turn, will require the use of sequential lamination and micro-via structures in order to successfully escape route the BGA. Figure 1 shows a comparison between the package and feature sizes of 484-ball 1 mm pitch BGA (U100) and a 100-ball 0.4 mm pitch BGA (U101).
First, we look at the 1 mm pitch part, then evaluate what it will take to escape all balls to the outside perimeter of the BGA. For this evaluation, we will only consider the use of stacked microvias. Staggered microvias will also work, but require significantly more board area. Additionally, the stackup will assume dual stripline for all internal signal layers.
To read this entire article, which appeared in the January 2023 issue of Design007 Magazine, click here.
Share on:
Suggested Items
Unlocking Advanced Circuitry Through Liquid Metal Ink
10/31/2024 | I-Connect007 Editorial TeamPCB UHDI technologist John Johnson of American Standard Circuits discusses the evolving landscape of electronics manufacturing and the critical role of innovation, specifically liquid metal ink technology, as an alternate process to traditional metallization in PCB fabrication to achieve ever finer features and tighter tolerances. The discussion highlights the benefits of reliability, efficiency, and yields as a tradeoff to any increased cost to run the process. As this technology becomes better understood and accepted, even sought out by customers and designers, John says there is a move toward mainstream incorporation.
Fresh PCB Concepts: The Critical Nature of Copper Thickness on PCBs
10/31/2024 | Team NCAB -- Column: Fresh PCB ConceptsPCBs are the backbone of modern electronics and the copper layers within these boards serve as the primary pathways for electrical signals. When designing and manufacturing PCBs, copper thickness is one of the most critical factors and significantly affects the board’s performance and durability. The IPC-6012F specification, the industry standard for the performance and qualification of rigid PCBs, sets clear guidelines on copper thickness to ensure reliability in different environments and applications.
Book Excerpt: The Printed Circuit Designer’s Guide to... DFM Essentials, Ch. 1
10/25/2024 | I-Connect007The guidelines offered in this book are based on both ASC recommendations and IPC standards with the understanding that some may require adjustment based on the material set, fabricator processes, and other design constraints. This chapter details high-frequency materials, copper foil types, metal core PCBs, and the benefits of embedded capacitance and resistor materials in multilayer PCBs.
The Cost-Benefit Analysis of Direct Metallization
10/21/2024 | Carmichael Gugliotti, MacDermid AlphaCarmichael Gugliotti of MacDermid Alpha discusses the innovative realm of direct metallization technology, its numerous applications, and significant advantages over traditional processes. Carmichael offers an in-depth look at how direct metallization, through developments such as Blackhole and Shadow, is revolutionizing PCB manufacturing by enhancing efficiency, sustainability, and cost-effectiveness. From its origins in the 1980s to its application in cutting-edge, high-density interconnects and its pivotal role in sustainability, this discussion sheds light on how direct metallization shapes the future of PCB manufacturing across various industries, including automotive, consumer electronics, and beyond.
Connect the Dots: Designing for Reality—Pattern Plating
10/16/2024 | Matt Stevenson -- Column: Connect the DotsIn the previous episode of I-Connect007’s On the Line with… podcast, we painted the picture of the outer layer imaging process. Now we are ready for pattern plating, where fabrication can get tricky. The board is now ready to receive the copper traces, pads, and other elements specified in the original CAD design. This article will lay out the pattern plating process and discuss constraints in the chemistries that must be properly managed to meet the customer's exacting manufacturing tolerances.