Beyond Design: How Signals Survive the Hostile PCB Environment
Connect the Dots: What Designers Should Know About Non-conductive Via Fill
Target Condition: The Modern Masters of Signal Integrity and AI-driven Design
It's easy to verify constraints for clearance, high-speed, fabrication, maximum via count, and testability constraints in PADS. Set up, save, and use verification schemes as you see fit.
Violations can be viewed in an intuitive spreadsheet with just two mouse clicks. Select a rule violation from the spreadsheet to automatically zoom in and correct the violation and quickly re-verify that the violation has been corrected.
This video demonstrates how you can use a highly customizable spreadsheet interface to quickly set up verification schemes and view rule violations.
Click here to watch the video.
