-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueAll About That Route
Most designers favor manual routing, but today's interactive autorouters may be changing designers' minds by allowing users more direct control. In this issue, our expert contributors discuss a variety of manual and autorouting strategies.
Creating the Ideal Data Package
Why is it so difficult to create the ideal data package? Many of these simple errors can be alleviated by paying attention to detail—and knowing what issues to look out for. So, this month, our experts weigh in on the best practices for creating the ideal design data package for your design.
Designing Through the Noise
Our experts discuss the constantly evolving world of RF design, including the many tradeoffs, material considerations, and design tips and techniques that designers and design engineers need to know to succeed in this high-frequency realm.
- Articles
- Columns
- Links
- Media kit
||| MENU - design007 Magazine
DFM: Top Ten PCB Concerns
July 9, 2018 | Dan Thau, Millennium Circuits LtdEstimated reading time: 10 minutes
It is critical to design a way to test the final product once it has been assembled, typically by including test points in the initial design. DFM checks must include test point to component clearances, pad size, under components, and a way to lock down these locations once a fixture is built. Test point data is then used to create an electrical test fixture, or program in the case of a flying probe tester. This is often overlooked during prototype/proof of concept and then added once the design moves into production. The risk in waiting to include test points until after the prototype has been completed is the design change could alter the electronics on the board (which could create crosstalk, noise, and a host of other issues) and therefore not really test the board’s true functionality. This will essentially be altering the design and how the board operates. By incorporating the test points into your board during the design phase and checking for it during DFM, this issue can be completely avoided.
Missing Solder Mask Between Pads
The solder mask is the insulating layer on external layers of the circuit board. Solder mask insulates the traces from accidental contact with other metal, solder or conductive bits. It also acts as a barrier between the copper and the environment, preventing corrosion and protecting the circuit board’s handlers from electrocution. In some circuit boards, the solder mask may be partially or completely absent between pads, especially fine pitch pads. This exposes more copper than is necessary and can result in solder bridges forming accidentally during assembly. This can result in a short, as well as reduced corrosion protection, both of which can negatively affect the functionality and longevity of the circuit board. This defect is commonly due to a design oversight, where the solder mask is undefined or the settings for a larger board are carried over to a smaller board, resulting in clearance that is simply too large for the smaller PCB features. This can be avoided with a proper DFM check protocol at the fabricator before they become a real problem.
Figure 3: Proper solder mask clearance.
Slivers
Slivers are narrow wedges of copper or solder mask produced during the PCB manufacturing process and can cause serious problems during the fabrication of circuit boards. Slivers can be either conductive (copper) or nonconductive (solder mask) and can be avoided with a proper DFM review. Conductive slivers that break off can create an electrical short (either at the fabricator, or worse, in the field). These detached slivers can also float around in a chemical bath, and can potentially redeposit on another board, adding an unintended connection.
Conductive slivers can affect solderability during assembly. For example, a PCB layout containing very thin pieces of copper created in the design tool by rule would be correct per the design intent, and if spaced properly it would pass DRC. However, if that sliver detaches on the physical PCB and inadvertently connects itself to other copper elements during assembly, creating shorts on some PCBs but not on others. Nonconductive slivers can also impact solderability if they detach and redeposit on an area requiring solder, preventing the connection.
These design slivers could pass DRC at the fabricator, but in real-world manufacturing the sliver could cause some PCBs to fail. Without DFM, this problem would go on undetected and would result in scrap or rework. Slivers can be avoided by considering fabrication tolerances during the DFM process.
Starved Thermals
Thermals are small copper connections surrounding a relieved pad in a plane used to electrically connect it to the plane. These thermals allow the pads to more effectively disperse heat and are important components during the soldering process. Sometimes, however, voids between the thermal and the rest of the plane, or the thermal and the pad, can result in an incomplete connection, reducing the effectiveness of the heat transfer system these thermals create. This can result in several functional problems. Starved thermals take much longer to transfer heat from pads to the rest of the plane, which can be problematic during soldering or if the circuit is under heat stress.
A thermal pad with improper heat transfer may solder oddly, and will take an abnormally long time to reflow, slowing down the assembly process. After manufacturing, circuit boards with starved thermals may suffer from insufficient heat transfer and may be more prone to overheating and heat damage. These thermal connections are usually tied correctly to a plane layer in a CAD system but can be compromised during fabrication resulting in a reduced connection to the rest of the plane. A robust DFM process can identify such faulty thermals easily and replace them before they have a chance to cause problems in the circuit board.
Figure 4: Insufficient (starved) thermal design.
Trace and Space
As designs continue to be compressed, etching fine line trace and space becomes increasingly more difficult and can directly affect the manufacturability of the board. Designing a larger trace and space than the minimum industry standard can help control costs and increase manufacturing yields. When possible, design a minimum of 4 mils trace/space on internal layers and 5 mils on external layers for best manufacturability and cost. A related feature—donut rings in copper pour areas—present a two-fold concern: 1) Thin isolated rings of imaging resist are hard to adhere to the board during plating processes; 2) The rings have reduced etch chemistry circulation and are harder to etch clear at smaller sizes.
Via Structures
Many designs work well with standard through vias, but more advanced technology often requires advanced via structures. DFM will help optimize the layer stack-up and board manufacturability while controlling costs. Some common design features that may need advanced via structures include:
- BGA devices < 0.65 mm, which typically need a combination of microvias and through vias to be manufacturable in volume with good long-term reliability.
- Blind vias where a cleaner signal return path is needed and/or a footprint with real-estate challenges. Designs with different complexity on each side may need to use a combination of blind and buried vias.
Not Using DFM?
As exemplified by the issues listed above, a number of things can go wrong when designing and fabricating a printed circuit board. These issues can decrease manufacturing yields and increase costs for both the manufacturer and the designer. Worst of all, it can severely extend the time it takes for the product to go from the drawing board to the consumer. A solid DFM process will identify and correct these issues before they become a true problem.
Page 2 of 2Suggested Items
Trouble in Your Tank: Can You Drill the Perfect Hole?
07/07/2025 | Michael Carano -- Column: Trouble in Your TankIn the movie “Friday Night Lights,” the head football coach (played by Billy Bob Thornton) addresses his high school football team on a hot day in August in West Texas. He asks his players one question: “Can you be perfect?” That is an interesting question, in football and the printed circuit board fabrication world, where being perfect is somewhat elusive. When it comes to mechanical drilling and via formation, can you drill the perfect hole time after time?
The Evolution of Picosecond Laser Drilling
06/19/2025 | Marcy LaRont, PCB007 MagazineIs it hard to imagine a single laser pulse reduced not only from nanoseconds to picoseconds in its pulse duration, but even to femtoseconds? Well, buckle up because it seems we are there. In this interview, Dr. Stefan Rung, technical director of laser machines at Schmoll Maschinen GmbH, traces the technology trajectory of the laser drill from the CO2 laser to cutting-edge picosecond and hybrid laser drilling systems, highlighting the benefits and limitations of each method, and demonstrating how laser innovations are shaping the future of PCB fabrication.
Day 2: More Cutting-edge Insights at the EIPC Summer Conference
06/18/2025 | Pete Starkey, I-Connect007The European Institute for the PCB Community (EIPC) summer conference took place this year in Edinburgh, Scotland, June 3-4. This is the third of three articles on the conference. The other two cover Day 1’s sessions and the opening keynote speech. Below is a recap of the second day’s sessions.
Day 1: Cutting Edge Insights at the EIPC Summer Conference
06/17/2025 | Pete Starkey, I-Connect007The European Institute for the PCB Community (EIPC) Summer Conference took place this year in Edinburgh, Scotland, June 3-4. This is the second of three articles on the conference. The other two cover the keynote speeches and Day 2 of the technical conference. Below is a recap of the first day’s sessions.
Preventing Surface Prep Defects and Ensuring Reliability
06/10/2025 | Marcy LaRont, PCB007 MagazineIn printed circuit board (PCB) fabrication, surface preparation is a critical process that ensures strong adhesion, reliable plating, and long-term product performance. Without proper surface treatment, manufacturers may encounter defects such as delamination, poor solder mask adhesion, and plating failures. This article examines key surface preparation techniques, common defects resulting from improper processes, and real-world case studies that illustrate best practices.