Target Condition: Are Autorouters Friend or Foe?
Fresh PCB Concepts: Assembly Challenges with Micro Components and Standard Solder Mask Practices
Elementary Mr. Watson: Retro Routers vs. Modern Boards—The Silent Struggle on Your Screen
BOOK EXCERPT: 'The Printed Circuit Designer’s Guide to... Stackups—The Design within the Design', Chapter 5
January 30, 2024 | I-Connect007 Editorial TeamEstimated reading time: 1 minute
This excerpt is from The Printed Circuit Designer’s Guide to... Stackups—The Design within the Design, Chapter 5 by Bill Hargin, Z-Zero
Chapter 5: Impedance Planning
In my work, I deal with impedance and the entire ecosystem surrounding it daily. Whenever I talk to hardware teams, they often ask “how can two fabricators come back with two totally different designs for the same target impedance?” An example can help answer this question.
A client provided a stackup design which I ran through Z-planner Enterprise software. I compared these results with results from the HyperLynx field solver and the values in the stackups, which are often from unknown tools or with a few details obscured. Figure 5.1 shows a few examples from the same design.
The two stackup environments—Z-planner Enterprise and HyperLynx—showed up to 6-ohm differences for single-ended signals and up to 13 ohms for differential signals, compared to fabricator values. All of the signal-integrity simulations in the world cannot help if we assume a target impedance but the actual fabricated design is off this much. Electronic design automation (EDA) tools such as these can be super useful if you know what they are really modeling. Even here, the results are only as good as the data put in.
Factors That Impact Impedance
The primary parameters that affect impedance are shown in Table 5.1, including their relative contributions.
If you work this list top to bottom, you will be better equipped to dial in your nominal parameters with enough margin. Yet, I regularly see engineering teams straining to perform complex analyses using datasets with questionable merit, and without fully grasping these parameters and priorities. For example, I have never seen detailed, per-layer, percent-copper values from actual PCB layouts being used by PCB fabricators to compute pressed prepreg thicknesses.
Number 4 in Table 5.1 can be particularly problematic. For increased accuracy, keep track of not only the material family, but also resin content (%), and frequency.
Number 5, trace width, is closely tied to fabricator etching processes.
Share on:
Suggested Items
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
05/30/2025 | Andy Shaughnessy, Design007I don’t have a scorecard, but I do have a weekly wrap-up of must-reads that I think deserve another “bite of the apple,” so to speak. IPC’s Rich Cappetto shares his perspective on everything from tariffs to the CHIPS Act. Columnist Josh Casper discusses the use of AI in 3D AOI systems and the immediate benefits that AI can bring about. Columnist Anaya Vardya explains how technologies like AI can improve our customer service, as well as our manufacturing processes.
Connect the Dots: Proactive Controlled Impedance
05/29/2025 | Matt Stevenson -- Column: Connect the DotsFrom data centers to smartphones, designers know that the ohms have it. Getting impedance right ensures all-important signal integrity and delivers high-performing boards. Our designers understand the importance of controlled impedance, but not everyone addresses it in their designs. The most common and important controlled impedance types we see include microstrip, stripline, embedded microstrip, and differential pairs.
Designers Notebook: Layer Stackup Planning for RF Circuit Boards
04/17/2025 | Vern Solberg -- Column: Designer's NotebookWhen designing multiple layer circuits requiring impedance control, the circuit board designer will work closely with an engineering specialist cognizant of RF printed circuit board design and layout, including mixed-signal applications.
Beyond Design: Key SI Considerations for High-speed PCB Design
03/20/2025 | Barry Olney -- Column: Beyond DesignOver the past two decades, I've simulated numerous complex, high-speed designs for customers creating computer-based products. In addition, I've conducted signal integrity software training courses and led classes on high-speed design. In this month’s column, I will reflect on the key considerations for achieving a successful high-speed PCB design that performs reliably, and I’ll highlight some of the common signal integrity issues that I frequently encounter.
Fresh PCB Concepts: PCB Stackup Strategies—Minimizing Crosstalk and EMI for Signal Integrity
01/09/2025 | Team NCAB -- Column: Fresh PCB ConceptsPCBs are critical components in almost every modern electronic device, but their design goes far beyond routing signals from one point to another. The stackup of a PCB (the arrangement of its layers) has a significant impact on signal integrity, electromagnetic interference (EMI), and crosstalk. The complexity of these issues grows exponentially as designs increase in speed, frequency, and complexity.