-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueAdvanced Packaging and Stackup Design
This month, our expert contributors discuss the impact of advanced packaging on stackup design—from SI and DFM challenges through the variety of material tradeoffs that designers must contend with in HDI and UHDI.
Rules of Thumb
This month, we delve into rules of thumb—which ones work, which ones should be avoided. Rules of thumb are everywhere, but there may be hundreds of rules of thumb for PCB design. How do we separate the wheat from the chaff, so to speak?
Partial HDI
Our expert contributors provide a complete, detailed view of partial HDI this month. Most experienced PCB designers can start using this approach right away, but you need to know these tips, tricks and techniques first.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
Indium Technical Expert to Present at SiP Conference China
November 25, 2024 | Indium CorporationEstimated reading time: 1 minute
Indium Corporation Senior Area Technical Manager for East China Leo Hu is scheduled to deliver a presentation on Low-Temperature Solder Material in Semiconductor Packaging Applications at SiP China Conference 2024 on November 27 in Suzhou, China.
The presentation, titled Low-Temperature Material Discovery and Readiness for First-Level Interconnect in Semiconductor Packaging, will explore the latest advancements in low-temperature alloys designed for solder bump or Cu pillar first-level interconnects.
In recent years, more low-temperature alloys and materials—operating below the standard SAC305 processing temperature—have been introduced in printed circuit board assembly. Reducing warpages and energy consumption and creating a processing temperature hierarchy for multiple assembly processes are some of the key drivers for the shift to the use of low-temperature material. There has been a rapid increase in the use of similar alloys or material for first-level interconnect in semiconductor packaging, mainly in the form of solder bump or Cu pillar interconnect.
“In this presentation, we will discuss current available alloys or material that can be suitable candidates for first-level interconnect. We also conducted a survey to understand the challenges, readiness, and need of the industry for using low-temperature material focusing on first-level interconnect,” said Hu. “I’m excited to share our collective expertise with my colleagues as we explore homogeneous or partial mixing of low-temperature solder or mid-temperature solder with current standard Pb-free alloy, which can be critical to the thermal fatigue behavior and reliability of the interconnect.”
As Senior Area Technical Manager for East China, Hu manages the technical support team in East China and collaborates with global technical support teams to provide Indium Corporation customers with product and application solutions. He has more than 19 years of experience in semiconductor packaging and possesses expertise in advanced assembly technology development, process improvement, and assembly materials applications. Hu earned a master’s degree in IC engineering from the Chinese Academy of Science and a bachelor’s degree in electronic information science and technology from Nankai University, Tianjin, China.
Suggested Items
Book Excerpt: The Printed Circuit Assembler’s Guide to... Low-Temperature Soldering, Vol. 2, Chapter 5
12/23/2024 | I-Connect007 Editorial TeamChapter 5 introduces the advantages of using low-temperature soldering for through-hole components, including cost efficiency, reliability improvement, and reduced warpage. Also covered: the evaluation of different fluxes and the performance of HRL3 in wave soldering and selective soldering processes.
PDR Offers Advanced Infrared Heating Technology for BGA Rework
12/02/2024 | PDRPDR Americas is proud to highlight its industry-leading solutions for BGA and SMT rework. As a trusted partner in electronics manufacturing, PDR’s rework stations deliver precision, reliability, and simplicity, setting a new standard for addressing the challenges of modern rework applications.
sureCore Now Licensing its CryoMem Range of IP for Quantum Computing
11/26/2024 | sureCoresureCore, the memory specialist, has announced that it is now licensing its CryoMem™ suite of Memory IP that is designed for use at the extremely low temperatures required for Quantum Computing (QC) applications.
DELO Introduces UV-approach for Fan-out Wafer-level Packaging
10/25/2024 | DELODELO has developed a new approach for fan-out wafer-level packaging (FOWLP). Its feasibility study shows: With the use of UV-curable molding materials instead of heat curing ones, warpage and die shift can be reduced significantly. Additionally, this leads to improvements in curing time and minimizes the energy consumption.
Book Excerpt: The Printed Circuit Assembler’s Guide to... Low-Temperature Soldering, Vol. 2, Chapter 4
10/03/2024 |Chapter 4 of this book addresses the challenges in ensuring high electrical reliability of low-temperature solder pastes in modern electronic assembly. Also covered is the need for new-generation materials due to advancements in technology. The authors also explore the impact of flux components on electrical reliability and the formulation considerations to achieve higher reliability.