-
-
News
News Highlights
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueCreating the Ideal Data Package
Why is it so difficult to create the ideal data package? Many of these simple errors can be alleviated by paying attention to detail—and knowing what issues to look out for. So, this month, our experts weigh in on the best practices for creating the ideal design data package for your design.
Designing Through the Noise
Our experts discuss the constantly evolving world of RF design, including the many tradeoffs, material considerations, and design tips and techniques that designers and design engineers need to know to succeed in this high-frequency realm.
Learning to Speak ‘Fab’
Our expert contributors clear up many of the miscommunication problems between PCB designers and their fab and assembly stakeholders. As you will see, a little extra planning early in the design cycle can go a long way toward maintaining open lines of communication with the fab and assembly folks.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
Imec Unveils Record-Low Loss 300mm RF Silicon Interposer for Sub-THz Systems
May 27, 2025 | ImecEstimated reading time: 2 minutes
At the IEEE ECTC 2025 conference, imec – a world-leading research and innovation hub in nanoelectronics and digital technologies – highlights the exceptional performance and flexibility of its 300mm RF silicon interposer platform. The platform enables seamless integration of RF-to-sub-THz CMOS and III/V chiplets on a single carrier, achieving a record-low insertion loss of just 0.73dB/mm at frequencies up to 325GHz. This advancement paves the way for compact, low-loss, and scalable next-generation RF and mixed-signal systems.
In pursuit of advanced applications – from wireless data centers and high-resolution automotive radar to pluggable optical transceivers and ultra-high-speed wireless USB solutions for short-range device-to-device communications – industry momentum is rapidly shifting to mmWave (30-100GHz) and sub-THz (100-300GHz) frequency bands.
However, unlocking the potential of these higher frequencies requires components that combine the high output power and drive capabilities of III/V materials with the scalability and cost-efficiency of CMOS technology – all integrated on a single carrier. This is where chiplet-based heterogeneous systems, built on RF silicon interposer technology, make the difference – enabling the seamless integration of digital and RF components.
A 300mm RF Si interposer with record-low insertion loss of 0.73dB/mm at 325GHz
At last year’s IEDM, imec reported a breakthrough in the hetero-integration of InP chiplets on a 300mm RF Si interposer – at frequencies up to 140GHz. Now, at ECTC 2025, imec announces a new milestone: using the same Si interposer platform, it has demonstrated a record-low insertion loss of just 0.73dB/mm at frequencies up to 325GHz.
“What sets our approach apart is the ability to mix and match digital, RF-to-sub-THz CMOS technology nodes with a wide variety of III/V chiplets – not limited to InP, but also including SiGe, GaAs, and others,” said Xiao Sun, principal member of technical staff at imec.
The platform’s digital interconnects benefit from Cu damascene back-end-of-line (BEOL) processing, while mmWave signal paths employ transmission lines on a low-loss RF polymer layer. Additionally, high-quality passive components – such as inductors – are integrated directly onto the RF silicon interposer, reducing the active chip area, lowering costs, and ensuring compact, low-loss RF interconnects for improved performance.
Imec’s technology combines RF/microwave links (with 5µm line width and 5µm spacing), with high-density digital interconnects (with 1µm/1µm line/spacing), and a fine flip-chip pitch of 40µm – with efforts underway to scale down to 20µm. Together, these features enable high integration density and a compact footprint.
The path forward: opening the platform to partners for prototyping
As a next step, Xiao Sun and her team are preparing to augment the platform with additional features – including through-silicon vias, back-side redistribution layers, and MIMCAPs for supply decoupling. In parallel, imec is preparing to open its RF interposer R&D platform to partners for early assessment, system validation, and prototyping – amongst others by making it accessible via NanoIC, imec’s sub-2nm pilot line as part of the EU Chips Act.
Suggested Items
ITEN, A*STAR IME Announce Breakthrough in Solid-State Battery Integration for Advanced Packaging
05/15/2025 | BUSINESS WIREITEN, a global leader in micro solid-state batteries, and A*STAR Institute of Microelectronics (A*STAR IME), a leader in advanced packaging research, have announced a groundbreaking achievement for the integration of ITEN’s micro batteries using A*STAR IME’s cutting-edge advanced packaging platform.
TASMIT Launches Large Glass Substrate Inspection System for Advanced Semiconductor Packaging
03/04/2025 | ACCESSWIRETASMIT Inc. has launched a new inspection system for glass substrates as part of its INSPECTRA® series of semiconductor wafer visual inspection systems, which has gained attention for its high efficiency in advanced semiconductor manufacturing.
Toray Engineering Launches TRENG-PLP Coater: Panel Level Coater for Advanced Semiconductor Packaging
12/17/2024 | ACCESSWIREToray Engineering Co., Ltd. has developed the TRENG-PLP Coater, a high-accuracy coating device for panel level packaging PLP is an advanced semiconductor packaging technology, for which there is growing demand particularly from AI servers and data centers. Sales of the TRENG-PLP Coater will commence in December 2024.
Designer's Notebook: Heterogeneous Integration and High-density SiP Technologies
10/03/2024 | Vern Solberg -- Column: Designer's NotebookOften, our primary goal is to maximize product functionality without increasing product size. Developing a multifunction silicon-based semiconductor (system-on-chip) for a specific product application, however, requires a significant investment in both engineering and financial resources. The problem is that many of the newer generations of semiconductor die have actually increased in size, with higher I/O and terminal pitch variations that have become significantly smaller.
iNEMI Packaging Tech Topic Series: Damage-Free Rapid Electron Beam Testing for Advanced Packaging
08/01/2024 | iNEMITesting issues are limiting chip makers’ ability to create larger SOCs (system-on-chip). The scan field dimensions of EUV (extreme ultraviolet light) and NA (numerical aperture) EUV, which are typically used for testing, are too small.