-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueSignal Integrity
If you don’t have signal integrity problems now, you will eventually. This month, our expert contributors share a variety of SI techniques that can help designers avoid ground bounce, crosstalk, parasitic issues, and much more.
Proper Floor Planning
Floor planning decisions can make or break performance, manufacturability, and timelines. This month’s contributors weigh in with their best practices for proper floor planning and specific strategies to get it right.
Showing Some Constraint
A strong design constraint strategy carefully balances a wide range of electrical and manufacturing trade-offs. This month, we explore the key requirements, common challenges, and best practices behind building an effective constraint strategy.
- Articles
- Columns
- Links
- Media kit
||| MENU - design007 Magazine
Fraunhofer IPMS, DIVE Optimize Semiconductor Processes with Cutting-Edge Measurement System
July 17, 2025 | Fraunhofer IPMSEstimated reading time: 2 minutes
The Fraunhofer Institute for Photonic Microsystems IPMS, in collaboration with DIVE imaging systems GmbH, has achieved a major milestone in resource-efficient semiconductor manufacturing. With the successful installation of an optical measurement system by DIVE in the cleanroom of Fraunhofer IPMS, the effort required for quality control during wafer production has been significantly reduced. This collaboration paves the way for a more sustainable and efficient semiconductor production process.
Semiconductor manufacturing involves up to 1,500 process steps, including etching, deposition and lithography. Due to their complexity of structures, finished wafers must be nearly defect-free, which requires rigorous quality control. As a result, up to 50% of process steps are dedicated to metrology and thousands of additional control wafers are produced each month. This requires substantial additional financial and material expenditures as well as energy and time resources.
The project “NEST” (New Screening Tool for Efficient Semiconductor Manufacturing) directly addresses this issue. Over the past 1.5 years, DIVE, together with Fraunhofer IPMS and Fraunhofer IZM has conducted an environmental potential analysis. The study revealed that targeted inspection tools could reduce control wafer usage by at least 25%, while also saving more than 118,000 kilograms of CO₂ emissions during production every month. DIVE’s solution uses an innovative combination of spectroscopy and imaging technologies capable of identifying defects even in deeper wafer layers. The analysis was based on a 28 nm manufacturing process and 25,000 wafer starts per month. The project was funded within the “Green ICT Space” by the Research Fab Microelectronics Germany (FMD).
In addition to CO₂ savings, the system offers further ecological benefits, such as the reduction of water and chemicals used in control wafer production. Furthermore, the reduction of metrology steps also improves energy efficiency by freeing up tool capacity; an early detection of process deviations avoids misproduction and improves the overall productive wafer yield, which results in an economic advantage as well.
Industry-Ready Evaluation in Cleanroom Environment at Fraunhofer IPMS
DIVE imaging systems GmbH develops advanced inspection tools that combine the benefits of optical spectroscopy with imaging. The DIVE VEpioneer® is the first of its kind to operate under cleanroom conditions. It rapidly assesses surface properties, contamination and deviations from production specifications in just 20 seconds. The integration of AI algorithms enables comprehensive process control while significantly reducing testing efforts. “DIVE's hyperspectral imaging systems offer a new way of non-destructive wafer inspection. With the support of Fraunhofer IPMS, this innovative technology is now available for use in standardized industrial cleanrooms – enabling significant productivity gains and cost savings for semiconductor fabs,” says Martin Landgraf, R&D Manager at Fraunhofer IPMS.
After the successful conclusion of the project, the DIVE VEpioneer® system will remain at Fraunhofer IPMS's Center Nanoelectronic Technologies (CNT) for continued wafer measurement and evaluation for customers and partners. Further joint projects are planned to enhance the system with wafer handling automation and equipment integration for an automatic data transfer. With the acquisition of DIVE imaging systems GmbH by PVA TePla AG, the start-up now gains new opportunities for evaluation and development – particularly through the expertise of the material and metrology specialist.
Testimonial
"Advertising in PCB007 Magazine has been a great way to showcase our bare board testers to the right audience. The I-Connect007 team makes the process smooth and professional. We’re proud to be featured in such a trusted publication."
Klaus Koziol - atgSuggested Items
Too Important to Ignore: Unpacking Advanced Packaging for AI Semiconductor – Report Summary
09/16/2025 | FuturumAdvanced packaging is becoming the cornerstone of AI semiconductor scaling, with 2.5D/3D integration, CoWoS, CPO, CoPoS, and SoW-X set to drive major gains in performance, bandwidth, and efficiency through the 2020s.
EV Group Achieves Breakthrough in Hybrid Bonding Overlay Control for Chiplet Integration
09/12/2025 | EV GroupEV Group (EVG), a leading provider of innovative process solutions and expertise serving leading-edge and future semiconductor designs and chip integration schemes, today unveiled the EVG®40 D2W—the first dedicated die-to-wafer overlay metrology platform to deliver 100 percent die overlay measurement on 300-mm wafers at high precision and speeds needed for production environments. With up to 15X higher throughput than EVG’s industry benchmark EVG®40 NT2 system designed for hybrid wafer bonding metrology, the new EVG40 D2W enables chipmakers to verify die placement accuracy and take rapid corrective action, improving process control and yield in high-volume manufacturing (HVM).
Koh Young Showcases Advanced Dimensional Metrology and Inspection Solutions for Semiconductor and Wafer-Level Packaging at SEMICON West
09/03/2025 | Koh YoungKoh Young Technology, the industry leader in True 3D™ measurement-based dimensional metrology and inspection solutions, will present its latest advancements for semiconductor and advanced packaging applications at SEMICON West 2025 in Booth 5949.
ASMPT Joins 'JOINT3' Consortium to Develop Next-Generation Semiconductor Packaging
09/03/2025 | ASMPTASMPT Limited (ASMPT), a leading global supplier of hardware and software solutions for the manufacture of semiconductors and electronics, announced its participation in the "JOINT3" consortium to develop next-generation semiconductor packaging.
Toshiba, SICC Sign MOU on Collaboration in SiC Power
08/28/2025 | ToshibaThe two companies will discuss the scope of their joint efforts and mutual support.