Elementary, Mr. Watson: Controlled Impedance—When ‘Connecting the Dots’ Stops Working
Beyond Design: How Signals Survive the Hostile PCB Environment
Connect the Dots: What Designers Should Know About Non-conductive Via Fill
Signal Integrity Software Inc. (SiSoft) today announced OptimEye™, which works with SiSoft’s Quantum Channel Designer (QCD) software to automatically identify the right combination of TX & RX settings to maximize a serial link’s operating margin. OptimEye identifies the ideal balance without requiring large “blind sweeps” of settings normally used to search a design space for potential solutions. This runs faster, produces less data and eliminates the need for custom scripts typically used to post-process swept simulation results. OptimEye™ runs fast enough to make generating custom equalization settings for each channel in a large system practical.
“Blind sweeps work, but they are a brute force method”, noted Barry Katz, SiSoft’s President and CTO. “The time required by blind sweeps increases with AMI model complexity, and the models we are seeing for 28G and 56G design have reached the point where blind sweeps are simply untenable. We designed OptimEye using algorithms specifically built for AMI simulation, which allowed us to maximize both optimization quality and performance. In our testing, OptimEye has equaled or beaten the solutions we found using traditional methods, in a fraction of the time. Better than 60% improvements are typical, as our technical papers illustrate.”
“We successfully used OptimEye to equalize every channel in one of our customers’ large system designs,” said Donald Telian, Consultant and Owner of SiGuys. “Balancing TX and RX equalization is no simple task, and individually balancing each channel using blind sweeps or interactive analysis is not practical on this scale. OptimEye makes this task manageable, automatic and additionally identifies the correct TX/RX settings for hardware programming.”
OptimEye simulation results will be presented as part of the sessions, “New SI Techniques for Large System Performance Tuning” on Wednesday, January 20, and “A SerDes Balancing Act: Co-Optimizing TX and RX Equalization Settings to Maximize Margin” on Thursday, January 21, at DesignCon 2016.
DesignCon 2016 is happening January 19-21, 2016 at the Santa Clara Convention Center.
Page 1 of 2
