Mentor White Paper--Concepts of Power Integrity: Controlling Impedance Across a Bare Cavity

Reading time ( words)

The power distribution network (PDN) is the path from the power supply source (VRM) to the ICs (active devices). At low impedance, the PDN delivers adequate current to the receiver, enabling the PCB to function as desired.

Without a low-impedance path across the PDN, noise can propagate throughout a PCB, causing bit errors, voltage ripples, timing violations, and more. This white paper by Fadi Deek of Mentor, a Siemens Business, examines how impedance can be controlled in the PDN cavity. 

To download this free white paper, click here.

04/23/2021 | Dan Beeker, NXP Semiconductors

We are living in an age where the demands on electronic product designs are constantly evolving. The IC technology and operating speeds continue to pose significant challenges for teams as they work to develop their products. The increased transistor switching speeds and less forgiving compliance standards make signal integrity and electro-magnetic compliance more difficult to achieve. The status quo seems to have become, “We expect to fail EMC testing.”

02/01/2021 | Eric Bogatin, University of Colorado, Boulder

Rarely do we have the luxury of designing a board just for connectivity. When interconnects are not transparent, we must engineer them to reduce the noise they can generate. This is where design for signal integrity, power integrity and EMC—collectively high-speed digital engineering—are so important. Eric Bogatin offers seven tips for stackup design.

01/15/2021 | I-Connect007 Editorial Team

We asked for your questions for Keysight Technologies' Heidi Barnes, and you took us up on it! We know you all enjoyed reading these questions and answers, so we’ve compiled all of them into one article for easy reference. We hope you enjoy having another bite at the apple.