-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueTraining New Designers
Where will we find the next generation of PCB designers and design engineers? Once we locate them, how will we train and educate them? What will PCB designers of the future need to master to deal with tomorrow’s technology?
The Designer of the Future
Our expert contributors peer into their crystal balls and offer their thoughts on the designers and design engineers of tomorrow, and what their jobs will look like.
Advanced Packaging and Stackup Design
This month, our expert contributors discuss the impact of advanced packaging on stackup design—from SI and DFM challenges through the variety of material tradeoffs that designers must contend with in HDI and UHDI.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
Electronics vs. Physics: Why Vias Don’t Get Hot
December 6, 2022 | Douglas Brooks, Consultant, and Johannes Adam, ADAM ResearchEstimated reading time: 1 minute

Most of are aware that when we pass an electrical current through a trace (conductor), the trace will heat up. This temperature increase is caused by the I2R power loss dissipated in the resistance of the trace. The resistance of a copper trace is mostly determined by its geometry (cross-sectional area), and there are lots of studies trying to look at the relationship between the current down a trace (of known size) and the resulting temperature of the trace.
But the situation is much more complicated than this. There are physical properties that exist that result in helping to cool the trace. These properties are usually a combination of conduction of the heat away from the trace through the material, convection of the heat away from the trace through the air, and radiation of the heat away from the trace. A stable temperature is reached when the I2R heating equals the cooling—i.e., when the electronic and physical properties are balanced.
We have spent several (enjoyable) years collaborating on these effects. Douglas is an electrical engineer and understands electronics. Johannes is a thermodynamics physicist, and understands heat transfer. Between us we learned a lot about the thermal characteristics of vias.
Vias Don’t Get Very Hot
Traces heat because of the current through their resistance, resulting in I2R power losses. This temperature increase is caused by what we call “Joule heating”:
Joule heating is the physical effect by which the pass(age) of current through an electrical conductor produces thermal energy. This thermal energy is then evidenced through a rise in the conductor material temperature, thus the term “heating.” One can see Joule heating as a transformation between “electrical energy” and “thermal energy,” following the energy conservation principle.
We are all aware that, in general, for a given trace an increase in current through the trace will correspond to an increase in temperature of the trace. When it comes to vias, the industry guidelines have generally been to size the cross-sectional area of a via to equal that of its parent trace. Then the via will be the same temperature as the trace.
To read this entire article, which appeared in the November 2022 issue of Design007 Magazine, click here.
Suggested Items
EIPC 2025 Winter Conference, Day 2: A Roadmap to Material Selection
02/20/2025 | Pete Starkey, I-Connect007The EIPC 2025 Winter Conference, Feb. 4-5, in Luxembourg City, featured keynotes and two days of conference proceedings. The keynote session and first-day conference proceedings are reported separately. Here is my review of the second day’s conference proceedings. Delegates dutifully assembled bright and early, well-rested and eager to participate in the second day’s proceedings of the EIPC Winter Conference in Luxembourg.
Designers Notebook: Addressing Future Challenges for Designers
02/06/2025 | Vern Solberg -- Column: Designer's NotebookThe printed circuit board is and will probably continue to be the base platform for most electronics. With the proliferation of new generations of high I/O, fine-pitch surface mount semiconductor package variations, circuit interconnect is an insignificant factor. Circuit board designers continually face challenges such as component quantity and complexity, limited surface area, and meeting the circuit board’s cost target. The printed circuit design engineer’s prominent position demands the development of efficiently manufacturable products that perform without compromise.
DesignCon 2025, Day 2: It’s All About AI
01/30/2025 | Marcy LaRont, I-Connect007It’s hard to get away from the topic of artificial intelligence, but why would you? It’s everywhere and in everything, and my time attending presentations about AI at DesignCon 2025 was well worth it. The conference’s agenda featured engaging presentations and discussions focused on the technological advancements in AI, big data centers, and memory innovations, emphasizing the critical relationship between processors and circuit boards.
Beyond Design: Electro-optical Circuit Boards
01/22/2025 | Barry Olney -- Column: Beyond DesignPredicting the role of PCB designers in 10 years is a challenge. If only I had a crystal ball. However, we know that as technology progresses, the limitations of copper PCBs are increasingly apparent, particularly regarding speed, bandwidth, and signal integrity. Innovations such as optical interconnects and photonic integrated circuits are setting the stage for the next generation of PCBs, delivering higher performance and efficiency. The future of PCB design will probably incorporate these new technologies to address the challenges of traditional copper-based designs.
Designers Notebook: Impact of Advanced Semiconductor Packaging on PCB Stackup
01/07/2025 | Vern Solberg -- Column: Designer's NotebookTo accommodate new generations of high I/O semiconductor packaging, printed circuit board fabrication technology has had to undergo significant changes in both the process methods and the criteria for base material selection and construction sequence (stackup). Many of the new high-function multi-core semiconductor package families require more terminals than their predecessors, requiring a significantly narrower terminal pitch. Interconnecting these very fine-pitch, high I/O semiconductors to the PCB is made possible by an intermediate element referred to as an interposer.