-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLearning to Speak ‘Fab’
Our expert contributors clear up many of the miscommunication problems between PCB designers and their fab and assembly stakeholders. As you will see, a little extra planning early in the design cycle can go a long way toward maintaining open lines of communication with the fab and assembly folks.
Training New Designers
Where will we find the next generation of PCB designers and design engineers? Once we locate them, how will we train and educate them? What will PCB designers of the future need to master to deal with tomorrow’s technology?
The Designer of the Future
Our expert contributors peer into their crystal balls and offer their thoughts on the designers and design engineers of tomorrow, and what their jobs will look like.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
Achieving Optimum Signal Integrity During Layer Transition on High-Speed PCBs
July 11, 2018 | Chang Fei Yee, Keysight TechnologiesEstimated reading time: 1 minute

This article discusses the impact of stitching vias and discontinued return path or reference on signal integrity during layer transition on high-speed PCBs, particularly in terms of signal reflection and crosstalk.
Introduction
In electronic systems, signal transmission exists in a closed-loop form. The forward current propagates from transmitter to receiver through the signal trace. Meanwhile, the return current travels backward from receiver to transmitter through the power or ground plane directly underneath the signal trace that serves as the reference or return path. The path of forward current and return current forms a loop inductance.
It is important to route the high-speed signal on a continuous reference plane so that the return current can propagate on the desired path beneath the signal trace. In addition to that, whenever there is signal transition from one layer to another through a via, an extra via that connects the reference planes on different PCB layers (i.e., stitching via) must be placed near the signal via to provide a continuous return path.
If the return path is broken due to the absence of a stitching via or switching of reference plane from ground to power or vice versa after layer transition on PCB, the return current might detour and propagate on a longer path, which causes the rise of loop inductance. This might also lead to the sharing of common return path by different signals that poses high risk of interference among the signals due to higher mutual inductance. This interference results in crosstalk that occurs on the transmitted signal. This phenomenon is proven in the following section with 3DEM simulation.
Analysis of signal reflection and crosstalk with 3DEM modeling
To investigate the impact of stitching via and discontinued return path on high speed signal fidelity, three test models of 3DEM are constructed using Keysight EMPro. In test case 1, two signal traces with 50 ohm characteristic impedance in single ended mode on top PCB layer are transitioned to bottom layer using vias. Each segment of the signal traces on both top and bottom layers is 100 mil long and 5 mil wide. Meanwhile, the diameter of the via barrel and pad is 5 mil and 7 mil respectively.
To read this entire article, which appeared in the June 2018 issue of Design007 Magazine, click here.
Suggested Items
TRI to Unveil New High-Throughput AOI and AXI at productronica 2023
09/15/2023 | TRITest Research, Inc. (TRI), the leading test and inspection systems provider for the electronics manufacturing industry, will join productronica 2023, which will be held at Messe München Center from November 14 – 17, 2023.
UK Space Agency Launches Consultation on Variable Liability Limits for Orbital Operations
09/15/2023 | UK Space AgencyThe proposals from the UK Space Agency follow a review into the UK’s approach to setting the amount of an operator’s liability in licences for orbital operations, a key commitment of the government’s National Space Strategy.
MediaTek Successfully Develops First Chip Using TSMC's 3nm Process, Set for Volume Production in 2024
09/14/2023 | MediaTekMediaTek and TSMC announced that MediaTek has successfully developed its first chip using TSMC's leading-edge 3nm technology, taping out MediaTek’s flagship Dimensity system-on-chip (SoC) with volume production expected next year.
MKS’ Atotech to Participate in IPCA Expo 2023
09/14/2023 | MKS’ AtotechMKS’ Atotech, a leading surface finishing brand of MKS Instruments, will participate in the upcoming IPCA Expo at Bangalore International Exhibition Centre (BIEC) and showcase its latest PCB manufacturing solutions from September 13 – 15.
Comtech Unveils New BRIDGE Solutions to Increase Access to Global Hybrid Connectivity
09/12/2023 | Business WireComtech launched its new blended, resilient, integrated, digital, global, end-to-end (BRIDGE) connectivity solutions. Comtech’s BRIDGE solutions provide portable, adaptable, full-service communications networks that can be established in a matter of hours and help “bridge the gap” for traditional satellite and terrestrial infrastructures.